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Abstract

A Unified Power Quality Conditioner (UPQC) is relatively a new member of the
custom power device family. It is a comprehensive custom power device, with
integrated shunt and series active filters. The cost of the device, which is higher than
other custom power/FACTS devices, because of twin inverter structure and control
complexity, will have to be justified by exploring new areas of application where the
cost of saving power quality events outweighs the initial cost of installation. Distributed
generation (such as wind generation) is one field where the UPQC can find its potential
application. There has been a considerable increase in the power generation from wind
farms. This has created the necessity for wind farms connectivity with the grid during
power system faults, voltage sags and frequency variations. The application of active
filters/custom power devices in the field of wind generation to provide reactive power
compensation, additional fault ride through capability and to maintain Power Quality
(PQ) at the point of common coupling is gaining popularity. Wind generation like other
forms of distributed generation often relies on power electronics technology for flexible
interconnection to the power grid. The application of power electronics in wind
generation has resulted in improved power quality and increased energy capture. The
rapid development in power electronics, which has resulted in high kVA rating of the
devices and low price per kVA, encourages the application of such devices at
distribution level. This work focuses on development of a laboratory prototype of a
UPQC, and investigation of its application for the flexible grid integration of fixed and
variable speed wind generators through dynamic simulation studies.
A DSP based fully digital controller and interfacing hardware has been developed
for a 24 kVA (12 kVA-shunt compensator and 12 kVA-series compensator) laboratory
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prototype of UPQC. The modular control approach facilitates the operation of the
device either as individual series or shunt compensator or as a UPQC. Different
laboratory tests have been carried out to demonstrate the effectiveness of developed
control schemes.
A simulation-based analysis is carried out to investigate the suitability of application
of a UPQC to achieve Irish grid code compliance of a 2 MW Fixed Speed Induction
Generator (FSIG). The rating requirement of the UPQC for the wind generation
application has been investigated. A general principle is proposed to choose the
practical and economical rating of the UPQC for this type of application.
A concept of UPQC integrated Wind Generator (UPQC-WG) has been proposed.
The UPQC-WG is a doubly fed induction machine with converters integrated in the
stator and rotor circuits and is capable of adjustable speed operation. The operation of
UPQC-WG under sub and super-synchronous speed range has been demonstrated. The
Irish grid code compliance of the same has been demonstrated with a detailed dynamic
simulation.
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I1C --- Component of shunt current in quadrature to voltage at the PCC
vqs---Quadrature component of the stator voltage under d-q transformation
vds---Direct component of the stator voltage under d-q transformation
Rs---Stator resistance
iqs---Quadrature
ids---Direct

component of the stator current under d-q transformation

component of the stator current under d-q transformation

Ȧ ---Speed of the reference frame
Ȧ b ---Base speed
Ȧ r ---Rotor speed
Ȍds---Direct component of the stator flux linkage
Ȍqs---Quadrature component of the stator flux linkage
Ȍ'dr---Direct component of the rotor flux linkage
Ȍ'qr---Quadrature component of the rotor flux linkage
Xls---Stator reactance
Xlr---Rotor reactance
Xm---Magnetising reactance
H---Inertia constant

θr---Rotor angle
Pgrid---Real power transferred to grid
Protor---Real power at rotor terminals
Pstator---Real power at stator terminals
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slip---Slip of the machine
Kopt ---Optimum power coefficient
Popt ---Optimum power
VĮs ,Vȕs---Clarke’s transformation of the stator voltage
VdFF ,VqFF---Feed forward d-q terms of rotor voltage
Qref---Reactive power reference
Vinj1 ---Output of the PI controller
Vdcmax---Upper limit of the DC link voltage
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1. Introduction

1.1 General introduction

Today, both power suppliers and consumers are obliged to comply with various
Power Quality (PQ) standards proposed by international bodies such as IEEE and IEC
worldwide. The number of vulnerable loads which are very sensitive to PQ problems
have increased in the modern power system and at the same time the number of PQ
polluting factors has also escalated. The increased penetration of distributed generation
sources in to the power system has further contributed to existing PQ complexities.
These distributed generation sites are often fuelled by renewable energy sources such as
wind and solar. The random nature of these energy sources poses a reliability threat to
the power system [1-4].

1.2 Research motivations and objectives

Generators driven by renewable sources such as wind that are connected to the
power system at distribution level rely on a healthy power grid for proper operation.
Some PQ events like voltage sag which can occur due to any fault occurring upstream
of the Point of Common Coupling (PCC) can lead to mal-function and hence
disconnection of these distributed generators. The disconnection of such small scale
generators can lead to a deficiency in generation capacity and possibly system
instability. This potential problem becomes more significant as more such generators
are connected at a distribution level. Therefore, the existing grid codes for renewable
sources such as wind have been revised and disconnection of generation during certain
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PQ events is to be avoided. Grid integration of this type of generation requires some
special measures to be taken to achieve grid code compliance and for better operational
reliability
The challenges posed by modern power systems and the search for better PQ has
attracted more and more researchers into this field. Technologies such as Flexible AC
Transmission Systems devices (FACTS) and custom power devices emerged as a result
of continuous improvement of PQ. FACTS devices are applied in transmission level for
reactive power compensation and power flow control. Therefore they improve the
reliability and quality of power transmission systems. The application of power
electronics to power distribution system for the benefit of a customer or group of
customers is categorized under generic name-custom power devices. Though both
FACTS and custom power devices are power electronics based compensators their
control and operational philosophy is different. Since FACTS devices are applied in
power transmission level their power ratings are higher and switching frequency is
lower than custom power devices applied in distribution systems. FACTS devices are
assumed to work under balanced sinusoidal conditions.
The application of power electronics devices in the field of wind generation to
provide reactive power compensation, additional fault ride through capability and to
maintain PQ at the PCC is gaining popularity [5,6]. A Unified Power Quality
Conditioner (UPQC) is an up-to-date PQ conditioning device of the custom power
device family [7-9]. The concept being relatively new is still being researched. It is
speculated that this will be a universal solution to all power quality issues because of its
voltage and current compensating capability.
This research work focuses on the development of a laboratory prototype of a UPQC
for application to problems of power quality in electrical networks. These problems
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may include unwanted harmonic current propagation from the load side into
distribution networks, excessive VAR demand, voltage unbalance, or voltage
fluctuation (sag/swell) in the utility. The UPQC installed as an interface between
consumer and utility, aims to mitigate the VAR demand appropriately and provide
additional fault ride through capability to its consumer. Therefore in addition to
application at the service entry point of PQ sensitive facilities the UPQC also has a
potential application in connecting distributed generation sources (such as wind) to
conventional grids. The research work focuses on the following objectives:
•

Development of 24 kVA (12kVA shunt compensator, 12kVA series
compensator) laboratory prototype of a UPQC for various applications in power
systems
Î

Design and development of measurement circuitry and interfacing
circuitry for Digital Signal Processor (DSP) and power circuit of the
UPQC

Î

Design and implementation of control strategies for the UPQC
prototype.

Î

Testing of the UPQC prototype under different load and supply
conditions.

•

Investigations on the scope of application of a UPQC to facilitate reliable grid
integration of fixed speed wind generators
Î

Development of a dynamic simulation model of the UPQC applied to
fixed speed wind generator.

Î

Investigations on the rating requirements of the UPQC applied to aid
fault ride through of a fixed speed generator and to achieve grid code
compliance.
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Î

Performance comparison with a Static Compensator (STATCOM)
applied in a corresponding application.

Î

Rating optimisation of the UPQC for economical installation of the
same.

•

Application of a UPQC to variable speed wind generators.
Î

A new concept of UPQC integrated Wind Generator (UPQC-WG)
capable of variable speed operation.

Î

Modelling of the generator and design of control strategies for the
converters of the generator.

Î

Investigations on its performance and application in power system
through dynamic simulations.

1.3 Organization of the thesis

The research work of this thesis is divided into eight chapters. In Chapter 2 a
literature survey is carried out on the control and application of a UPQC. Different
control strategies developed in the past for the series and shunt compensators of the
UPQC, including their advantages, disadvantages and implementation issues are
discussed. The application of this versatile device for power conditioning in distribution
systems is reviewed. The various issues involved in the grid integration of fixed and
variable speed wind generators at the distribution level and the solutions available
today are also discussed.
Chapter 3 reports the development of the laboratory prototype of the UPQC. The
hardware specifications, design and development of various measurement interface

19

cards, choice of DSP for the control of the hardware and software zero crossing based
grid synchronization are discussed in detail.
Chapter 4 reports on the design and implementation of control strategies for the
hardware prototype. Different experiments are carried out to demonstrate the capability
of the prototype UPQC to mitigate various PQ issues originating from both the supply
and the load side.
Chapter 5 reports on the simulation based analysis carried out on the application of
a UPQC to a 2 MW wind generator to achieve Irish grid code compliance. It is shown
that a UPQC provides superior support than that of a STATCOM, which is commonly
applied today for the same purpose [83].
In Chapter 6 a realistic estimation of the rating requirements of a UPQC for a fixed
speed generator application is carried out. A general principle is proposed to enable the
selection of the most economical rating of the UPQC for this purpose. Also application
of two configurations (left-shunt and right- shunt UPQCs ) of the UPQC are compared
in relation to rating of the devices for the wind generator application.
In Chapter 7 a new concept of UPQC-WG is proposed. A UPQC-WG is a UPQC
integrated wind generator capable of variable speed operation. The performance of the
same under steady state and grid side balanced/unbalanced fault are investigated
through dynamic simulations. The Irish grid code compliance of the UPQC-WG is also
investigated.
In Chapter 8 a summary of the contribution of the research is presented along with a
discussion of possible future research.
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2. Unified Power Quality Conditioner- Control and New
Areas of Application

2.1

Introduction

A Unified Power Quality Conditioner (UPQC) is a relatively new member of the
custom power device family. It is a combination of shunt and series compensators. The
concept of UPQC was first introduced in 1996 by authors of [7,8]. It is speculated that
almost any Power Quality (PQ) issues can be tackled with this device. Generally PQ
problems arise either because of supply voltage distortion or because of load current
distortion. Since a UPQC has both series and shunt compensators, it can handle supply
voltage and load current problems simultaneously when installed at the point of
common coupling. It can protect sensitive loads from power quality events arising from
the utility side and at the same time can stop the disturbance being injected in to the
utility from load side. This chapter explores the structure, different control techniques
and potential new applications of the UPQC.

2.2

The structure and working principle of a UPQC

The UPQC is a power electronics based compensator which works on the principle
of active filtering. It is a combination of Shunt (SHUC) and Series (SERC)
Compensators, cascaded via a DC link capacitor. Based on the position of the SHUC
and the SERC two configurations of a UPQC are possible. Schematic diagrams of the
two configurations are presented in Figure 2.1 and Figure 2.2. Each compensator of the
UPQC consists of an IGBT based full bridge inverter, which may be operated in a
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voltage or a current controlled mode depending on the control scheme. Inverter I
(Series Compensator, SERC) is connected in series with the supply voltage through a
low pass LC filter and a transformer. Inverter II (Shunt Compensator, SHUC) is
connected in parallel to the load through a smoothing link inductor. The SERC operates
as a controlled voltage source and compensates for any voltage disturbance in the
network. The SHUC operates as a controlled current source and compensates for
reactive or harmonic elements in the load. It also acts as a real power path and
maintains the DC link voltage at a constant value by charging the DC link capacitor
continuously.

Fig. 2. 1 Right shunt UPQC configuration

The SHUC responsible for reactive power and load current harmonic compensation is
placed closer to the load side in right shunt configuration of the UPQC. The left shunt
configuration can be achieved by swapping the position of the SHUC and the SERC
(Figure 2.2). The majority of the work reported on a UPQC is on application of the
right shunt UPQC, as its characteristics are more favorable than those of the left shunt
UPQC in typical applications when the SHUC has to compensate for load reactive
power and harmonics and the SERC has to compensate for voltage disturbances from
the source side [9]. When the application of UPQC is considered for a distribution
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system as in [10], where UPQC has to cater for two different loads, one of which is
voltage sensitive and the other generates harmonics, the left shunt configuration of
UPQC is preferred.

Fig. 2. 2 Left shunt UPQC configuration

2.3 Control of a UPQC
The UPQC system is inherently complex and requires sophisticated control systems
to achieve the satisfactory performance. A fast DSP or a microprocessor is often
utilised to carry out the complex control. It is typically controlled in a modular fashion.
Separate control loops are designed for the SHUC and the SERC, which work
independently. The only interaction between the compensators is through the DC link,
which can be controlled by regulating the DC link voltage. Different compensating
techniques in the literature are discussed in the following section. They utilize one or
the other form of three basic theories, namely Instantaneous Reactive Power theory
(IRP or p-q theory), Synchronous Reference Frame (SRF) theory and Symmetrical
Component theory. A brief explanation for each technique is provided here.
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2.3.1 IRP or p-q theory

This theory was introduced by the authors of [11]. The method offers the technique to
calculate the real and reactive power requirements of the load instantaneously. The
method is mostly applied to calculate the reference current of the SHUC or shunt
active filter. The transformations involved are given in equations (2.1)-(2.8). Threephase to two-phase transformation is applied on measured voltages and currents using
equations (2.1) and (2.2) where T is the transformation matrix. The instantaneous real
and reactive power can be calculated by transformed voltages and currents using
equation (2.3). The calculated instantaneous power has both DC and AC components
(2.4 and 2.5). The AC components of the powers originate from harmonics and
negative sequence components. Therefore a high pass filter can be applied to separate
the AC components and the compensator reference current can be calculated using
equations (2.6), (2.7) and (2.8). T1 is the reverse transformation matrix.

ªi, v º
ªi, vα º
« a»
«i, v » = T «i, v »
b
«¬ β »¼
«i, v »
¬« c ¼»
T=

2 ª1
3 «¬0

(2.1)

− 1/ 2

ª p º ª vα
« q » = «− v
¬ ¼ ¬ β

− 1/ 2 º
3 / 2 − 3 / 2»¼

(2.2)

v β º ªiα º
vα »¼ «¬i β »¼
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p
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1
«i » = 2
2
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¬ β
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»
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(2.6)

ªia º
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«i »
« b»
¬ refβ ¼
«¬ic »¼
T′ =

(2.7)

0 º
ª 1
2«
− 1/ 2
3 / 2 »»
«
3
«¬− 1 / 2 − 3 / 2»¼

(2.8)

2.3.2 SRF theory

The method was introduced by R. H. Park in 1920s. The currents and voltages which
are represented in Į-ȕ form as given in (2.1) and (2.2) are transformed to d-q form as
given in equation (2.9) for a three-phase, three-wire system [12].

ªi, vd º ªcos ωt sin ωt º ªi, vα º
»
«i, v » = «
»«
¬ q ¼ ¬ sin ωt cosωt ¼ ¬i, v β ¼

(2.9)

Here, Ȧ is the synchronous frequency of the system and is typically obtained by a Phase
Locked Loop (PLL). Depending on the fundamental, harmonics and negative sequence
components in voltages and currents, the d-q components can have ripple of different
frequencies. The analysis of the d-q components and appropriate filtering can support
the generation of the current and voltage references as required by the control. An
inverse transformation can be applied as given in (2.10) to get the three phase quantities
from d-q quantities. T1 has been given in (2.8).

ªi, va º
«i, v » = T ′ªcosωt
« sin ωt
« b»
¬
«¬i, vc »¼

− sin ωt º ªi, vd º
«
»
cosωt »¼ ¬i, v q ¼

(2.10)
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2.3.3 Symmetrical Component theory

The technique was introduced by C. L. Fortescue in 1918. It is applied to resolve an
unbalanced three-phase system of voltages and currents into three balanced systems of
voltages and currents. The transformation that can be applied is given in (2.11)[13].

ªi, v 0 º
ª1
1
« i , v » = «1
« 1» 3 «
«¬ i , v 2 »¼
«¬1

1
a
a2

1 º ªi, v a º
a 2 »» «« i , v b »»
a »¼ «¬ i , v c »¼

(2.11)

where a is ej120º and terms with 0,1,2 subscripts are zero, positive and negative sequence
components. The sequence components can be utilized to generate three phase balanced
current and voltage references.

2.3.4 SHUC control

The SHUC of the UPQC acts as a controlled current source, which supplies the
necessary current component at the PCC such that the source current at that point is
sinusoidal and at unity power factor. Different control techniques for a SHUC or shunt
active filter are discussed in [14-25]. The source or compensator current reference
generation, and achieving the generated reference through some appropriate current
control are two identified tasks under any type of control. In [14] the reference
compensator current which compensates for load harmonics is synthesized by
application of instantaneous reactive power theory (p-q theory). The drawbacks of the
control scheme are uncompensated load reactive power and failure of control during
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supply voltage unbalance. A DSP is applied to generate the compensator reference
current. An external current controller is applied to generate switching pulses. Haque
M.T. et al in [15] also apply an extended form of p-q theory along with symmetrical
components extraction. Therefore the control can be applied even during source side
voltage unbalance. Prieto J. et al in [16] calculate the instantaneous real power of the
load and generate compensator current as a difference between the measured load
current and the calculated active power component of current. The principle behind the
control is based on p-q theory. The control implementation can be very lengthy as it
includes a number of transformations and filtering. During a load change, the
adaptation speed of the active current generating control loop depends on the dynamic
response of the filters and integrators involved in the control scheme. A hardware based
compensator current reference generation is implemented in [17]. The analog circuit
implemented determines the source current requirement to cater for the real power
requirement of the load and real power required to maintain a constant DC link voltage.
The compensator current reference is calculated by subtracting the measured load
current from the source current. A digital hysteresis current controller is applied to
generate switching pulses. The source voltages are utilized to generate unit sine
reference templates. Therefore the control can fail if a phase unbalance of the source
voltages at PCC exists. In [18], as in [16], the instantaneous real power component of
the load is calculated. The compensator current reference is generated by subtracting
the calculated load active current from the measured load current. A hysteresis current
controller is applied to regulate the compensator current. The several steps involved in
the control, including source voltage magnitude calculation, positive sequence
calculation, real power component calculation of the load current, DC link voltage
control and low pass filters makes the whole control process quite lengthy. In [19] the
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voltage at the point of common coupling is measured and converted to d-q components.
The fundamental frequency components, which appear as DC when transformed to d-q,
are filtered out. The harmonic components of voltage are multiplied with a suitable gain
to obtain reference harmonic compensating current. This damps the propagation of
voltage harmonics in the distribution line. A sine-PWM technique is used to generate
the switching for the voltage source inverter. But the load reactive power compensation
is not considered in the control application. In [20-22] the average DC link capacitor
voltage is maintained at a reference value. Any variation in the DC link capacitor
voltage is the direct measure of the real power requirement of the load. Therefore the
output of the PI controller applied to maintain the average DC link voltage constant, is
the reference magnitude of the real power component of the source current. The current
magnitude is multiplied by a sine template, which is in phase with the utility voltage to
generate the reference source current. A hysteresis current controller is applied to
control the source current. The harmonic components and reactive component of the
load is supplied by the compensator, since the source current is sinusoidal and in phase
with the supply voltage. The compactness of the control and its flexibility to work
under all load current and source voltage circumstances makes it a very attractive
choice to implement in a DSP. The control does not need the load current information
and can work for both single phase and three phase cases. However in [21,22] the
control utilizes the source voltages directly to generate the unit reference sine wave,
which will fail under unbalance conditions of the source voltages. In [23] the source
current reference is generated as an in-phase component of the fundamental positive
sequence component of the source voltage, calculated by applying synchronous
reference frame transformations. In [24] four different control techniques (based on p-q
theory and Fourier transform based selective harmonic compensation) are compared at
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a lower switching frequency of IGBTs. S. George and V. Agarwal in [25] have
developed a novel controller based on the Lagrange multiplier optimization technique
to generate compensator current reference in the DSP controller. In [21], [23] and [25]
an external analog hysteresis controller is applied to regulate the generated reference
current.

2.3.5 SERC Control

The SERC of the UPQC acts as a controlled voltage source. The voltage at the PCC is
regulated at a predetermined value. Therefore the SERC injects the necessary voltage in
the event of a deviation of the PCC voltage from the predetermined value. The
predetermined PCC voltage reference can be chosen as one of the following: pre-fault
voltage at the PCC, post-fault voltage at the PCC or post-fault positive sequence
voltage at the PCC. For sensitive load bus voltage regulation, either a pre-fault
compensation or a smooth phase transition from pre-fault to post fault compensation is
preferred to avoid the tripping of the load due to the occurrence of phase jump of the
voltage during a fault. However the rating requirements of the switching devices can be
high for pre-fault type of compensation compared to positive sequence and post-fault
type of compensation. Different control strategies implemented for the SERC are
discussed in [26-34]. A Software-PLL (S-PLL) is applied to extract the d-q components
of source voltages in [26-29]. The source voltage vectors are compared with reference
vectors to generate the switching pulses. The PLL helps in the smooth transition of the
voltage reference during the pre- and post-fault period. When the SERC is applied to
regulate the voltage of a phase-jump sensitive load, the pre-fault reference can even be
saved in a memory location by application of S-PLL and applied during a fault in order
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to avoid the effect of a phase jump [28]. In [30-33], a sequence analysis based voltage
reference extraction is carried out. In [30] three methods of compensation (pre-fault,
post-fault and post-fault positive sequence) are compared and it has been concluded
that post-fault positive sequence as the reference method is the most economical
compensation for all practical cases of SERC application. In [31] a modified delta rule
is applied to extract the sequence components. Here also the post-fault positive
sequence component is considered as the reference. In [32] positive and negative
sequence components are extracted without application of a low pass filter, which
makes the control response faster. In [33] voltage is injected in quadrature to load
current to eliminate the real power transfer between the SERC and the power system.
The positive sequence of the source voltage is the reference in this case. The method
requires a bigger rating of the converter when a deep voltage sag has to be addressed by
the SERC. In [34] the reference generation is based on minimizing the VA loading on
the device. This increases the efficiency of the device by reducing the losses. However
it results in a bigger rating of the converter compared to the post-fault positive sequence
compensation method.

2.4 Applications of UPQC
Due to the power conditioning capability of the UPQC, it can find numerous
applications in the modern power systems. It is worth exploring the new areas of
application of this versatile device. P. Li et al in [35] have designed a customer quality
control center as a part of a flexible distribution system. Different users can choose
different quality of electricity in this system. The key part of the customer quality
control center is a UPQC, which assures high quality power to important users. Correa
J.M. et al in [36] report the application of a UPQC in a high frequency AC micro-grid.
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The micro-grid consists of small generators with local loads. The UPQC, when
connected at the high frequency common bus, compensates for reactive power, load
current harmonics and voltage distortions. The high frequency micro-grid proposed in
[36] is shown in Fig. 2.3.

Fig. 2. 3 High frequency AC micro-grid concept [36]

M.-C. Wong et al in [37] report the application of a UPQC-like structure with a battery
storage system at the common DC bus in a distribution system preferably near a
sensitive load in the feeder. In this paper the device is called as ‘Distribution System
Unified Conditioner’ (DS-UniCon). This device acts as an uninterruptible power supply
when the power interruption happens. Han B. et al in [38] have proposed a combined
operation system of the UPQC and a distributed generation site. The distributed
generation is connected to the common DC link through a rectifier. This scheme allows
the UPQC to act as a power source during voltage interruptions in the source. Thus
power transfer from distributed generation is either to both the load and the grid or only
to the load during an islanding operation. The scheme proposed in [38] can be seen in
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Fig. 2.4. S.-W. Park et al and Cavalcanti M.C. et al in [39,40] have also reported the
similar application of the UPQC in distributed generation.

Fig. 2. 4 UPQC system with DG [38]

The application of a UPQC in the area of wind generation is not reported anywhere
in the literature. In recent years there has been a rapid increase in the installed capacity
of wind-driven generation all over the world. This increase in wind capacity has raised
a number of issues in relation to relatively high levels of wind penetration. These issues
have included voltage control, reactive power control, fault ride through capability and
frequency control. Moreover, the revised grid code for wind generation all over the
world requires the generator to remain connected to the grid even during the fault
condition and to assist the power system to ride through the fault. Wind turbine
generator systems predominantly use induction generators, which are generally
consumers of reactive power. Under grid code specifications worldwide, it is required
for a wind generator to be largely self sufficient in reactive power. Grid codes generally
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require the power factor to lie closely to unity, so that the wind power installations do
not burden the power system with reactive power demand. If wind power installations
absorb reactive power, the thermal capacity of conductors connecting to the grid, which
is available for the active power transfer, is reduced. The voltage at the generator
terminal will be suppressed due to the voltage drop caused by the reactive current flow
to wind power installations. It also adds to the voltage instability during abnormal
power system conditions as the reactive power consumption increases with increase in
the slip of the induction generator. The grid code requirements pose the greatest
challenge to the grid integration of wind generators. The suitability of the application of
a UPQC to assist the grid integration of the wind generators is a field worth exploring.
Different type of wind generators and their grid integration issues are discussed in
following sections.

2.5 Wind Generator (WG) technologies
Wind turbines can either operate at a fixed speed or adjustable speed. Currently
there are three main wind turbine-generator technologies, namely Fixed Speed
Induction Generator, Doubly Fed Induction Generator and Direct Drive Synchronous
Generator [41,42]. The mechanical power captured by a wind turbine in the steady state
is given by 2.12 [43]
Pmec =

1
ρπR 2 u 3 C p ( θ , λ )
2

(2.12)

where ȡ is the air density, R is the turbine radius, u is the wind speed and Cp(ș,Ȝ) is the
aerodynamic power coefficient, which for pitch controlled wind turbines depends on
both the pitch angle ș and tip speed ratio Ȝ. The tip speed ratio Ȝ is given by

λ=

ω rot R

(2.13)

u
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where Ȧrot denotes the turbine rotor speed

2.5.1 Fixed Speed Induction Generator (FSIG)

This is the most conventional wind turbine-generator. A squirrel cage induction
machine is run at a super-synchronous speed to deliver the power to the grid. The rotor
speed in this type of system is nearly constant. Therefore it is called as Fixed Speed
Induction Generator (FSIG). The generator rotor is tied to the wind turbine through a
gear box. A power factor correction capacitor is connected at the grid connection point
of the generator. A typical fixed speed wind turbine generator system can be seen in
Fig. 2.5.

Fig. 2. 5 Grid connected fixed speed wind generator

The generator system is simple, rugged and based on the well-established induction
machine concept. But the greatest disadvantage of the generator is uncontrollability of
real and reactive power flow and over-speeding during occurrence of power system
faults and hence poor fault ride through capability. The fluctuation in the real power
output is unavoidable due to variability of wind in this type of generator. The generator
needs an additional reactive power compensator and very often a power factor
capacitor, which is a cost effective solution for the reactive power compensation is
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applied at the grid connection. However VAR demand of the generator varies
continuously. Capacitor banks have to be switched according to the VAR demand. This
leads to increased maintenance cost and failure of capacitor switches. Another major
problem is excessive stress on the gearbox due to step voltage changes [44]. The
performance of a Static VAR Compensator (SVC) based reactive power compensation
is better than a fixed capacitor, but is limited by its rating and must be sized
appropriately if it is to address transient events adequately. In addition, since SVC’s are
capacitor based, the ability to supply reactive power declines by the square of the
voltage, which can reduce the ability of a SVC to provide benefit in the case of deep
voltage dips. The application of a Static Synchronous Compensator (STATCOM) for
wind generation is discussed in [45-48]. The rating of the STATCOM device is based
on the available mechanically switched capacitor at the terminal of the FSIG, the
strength of the transmission network, the generator rating and the time limit of the
minimum voltage requirement at the high voltage terminal of the connection
transformer as set by different grid codes. In [49] a fast pitching blade angle control
strategy is proposed to provide power system fault ride through capability for fixed
speed induction generators. It is performed by controlling the mechanical power input
to the system to match the mechanical torque and the electromagnetic torque by fast
pitching of blades during the disturbance. This avoids the over-speeding of the
generator and assists the terminal voltage to return to the original value. However,
authors also mention that the proposed method of achieving fault ride through is not
acceptable under some grid codes, including that of the United Kingdom. In [50] the
application of a Unified Power Flow Controller (UPFC) for a wind energy conversion
system with a fixed speed induction generator is discussed. The real and reactive power
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variation due to variability of wind is controlled. However the performance under a grid
side fault is not reported.

2.5.2 Doubly Fed Induction Generator (DFIG)

This is a modern wind turbine-generator and is based on the wound rotor induction
machine and embedded power electronics. The generator rotor is connected to the wind
turbine through a gear box. The rotor circuit is grid connected through back-to-back
voltage source converters, which makes it capable of bi-directional power flow and
adjustable speed operation. A DFIG is fed from the stator and the rotor side. The
schematic diagram of a DFIG can be seen in Fig. 2.6.

Fig. 2. 6 Grid connected doubly fed induction generator

A DFIG is capable of generating power both from the stator and the rotor side. During
sub-synchronous operation, the rotor consumes part of the stator power and during the
super-synchronous operation the power is delivered to the grid both from the stator and
the rotor. The rotor power is proportional to the slip and the stator power. Therefore the
rating of the converters depends on the speed range of the machine. For example if the
speed should be controllable between +/- 30% of the synchronous speed, the converters
must have a rating of approximately 30% of the generator rating. Lower converter
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rating makes the DFIG a highly cost effective adjustable speed generator. DFIGs are
preferred over fixed speed generators for several reasons including efficient energy
capturing from wind, reduced stress on turbine and decoupled control over real and
reactive power output [51-53]. The maximum possible power is extracted through
adjustable speed operation as long as the speed limit of the mechanical structure is not
reached. When the wind speed becomes larger than the rated speed, turbine blades are
pitched to reduce the power coefficient Cp(ș,Ȝ) to maintain the rated output power. The
typical turbine power characteristics for an adjustable speed wind turbine generator
system are shown in Figure 2.7. The red plot is the maximum power available for the
specified wind speed.

Fig. 2. 7 Maximum power tracking curve
The maximum possible energy is extracted from a wind turbine when the wind speed is
between the rated speed (B) and the speed limit (C). It is not practical to maintain the
optimum power extraction from cut-in speed (A) to rated speed (B), since it is going to
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increase the converter rating with no appreciable energy output. Thus the machine
operates almost at a constant rotational speed in that region of the curve. The rotational
speed is also limited by the aerodynamic noise constraints, at which point the control
strategy allows the output power to increase at a constant speed (C-D). At and beyond
the rated output point (D) the constant output power is maintained at all wind speed
[54].
Several control strategies are developed for a DFIG. The vector control technique is
widely used for controlling a DFIG [53-58]. This allows a decoupled control of the
active and reactive power flow. The voltage and the current are divided into two
distinct components, which are individually responsible for control of the active and the
reactive power flow. The rotor side converter is modelled for the active and the reactive
power exchange with the generator where as the grid side converter is modelled for the
active power exchange with the grid. The grid side converter is responsible for
maintaining the DC link capacitor voltage at a set value.
DFIGs have shown improvement in system stability during faults and disturbances
in comparison to fixed speed wind turbines. But converters are sensitive to high
voltages and currents that might be induced during a grid side disturbance in this type
of generator. Protection of converters under such situations is very crucial. Unless
special protection measures are taken, operation of generator under low grid voltage
conditions can cause damage to the converter system of the DFIG [59-63]. Typically a
crowbar circuit is connected at the rotor converter to create the short circuit to protect
the rotor side converter from over current and over voltages during grid side fault. The
generator works as a fixed speed machine and the grid side converter is operated like a
STATCOM in VAR control mode to assist fault ride through [63]. Different types of
converter protection and fault current limiters are discussed in [60-63].
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2.5.3 Variable speed generators with full scale converters

A synchronous generator is connected to the grid through full rated voltage source
converters [64,65]. Either a permanent magnet synchronous machine or a conventional
field wound synchronous machine can be used for this application. The back-to-back
connected converter system facilitates the variable speed operation of the generator in
the full speed range and a smooth grid connection. Depending on the number of poles,
the rotor of the generator can be tied to the wind turbine directly without making use of
a gearbox. Such generators are commonly known as Direct Drive Synchronous
Generators (DDSG). A schematic diagram of a DDSG can be seen in Fig. 2.8.

Fig. 2. 8 Grid connected direct drive wind generator

2.6 Conclusions
The UPQC is a relatively new member of the custom power device family. It is
more expensive than other custom power/FACTS devices because of its twin inverter
structure and control complexity. There is a necessity of development of a compact
control strategy, which can be applied in real time and can offer various power quality
control functionalities. The cost of the device will have to be justified by exploring new
areas of application where the cost of saving power quality events outweighs the initial
cost of installation. Distributed generation (such as wind generation) is one field where
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the UPQC can find its potential application. Several cases where the UPQC has been
applied at distribution level have been explained in section 2.4.

There has been a

considerable increase in the power generation from wind farms. This has created the
necessity for wind farms connectivity with the grid during power system faults, voltage
sags and frequency variations. FSIGs and the DFIGs are induction machine based
technology widely applied in wind generation. The most conventional FSIG fails to
fulfil grid code requirements on its own and requires an external compensating device
to achieve grid code compliancy. Though DFIGs are capable of addressing reactive
power and voltage sag issues, they must have a special ride through system in order to
protect the power electronics in their rotor circuits during severe transients. A versatile
device like UPQC can be a universal solution to various grid integration issues of wind
generators and a more reliable operation of wind generators can be achieved.
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3. Development of the Laboratory Prototype of the UPQC
3.1

Introduction

The laboratory prototype of a three-phase, three-wire, 24 kVA (shunt compensator12 kVA, series compensator-12 kVA), 400 V, 50 Hz UPQC has been designed and built
by a research team within the School of Electrical Engineering Systems in Dublin
Institute of Technology. This functional design was decided for the prototype as part of
the research project. The hardware development work was modularised as follows:

•

Design of inverters and fabrication

•

Design of gate drive circuit and fabrication

•

Design of filters and fabrication

•

Design, fabrication and integration of measurement interface circuitry

•

Design of protection for the UPQC and building of instrumentation and
monitoring.

This chapter reports details of the power circuit, the DSP chosen for control of the
prototype UPQC and the development of the measurement circuitry for interfacing the
DSP to the power circuit. The development and integration of measurement interface
card with the DSP and the power circuit was the specific responsibility of the author in
the hardware development stage of the UPQC project.
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3.2

Power circuit of the UPQC

The power circuit and control blocks of the prototype UPQC is presented in a
modular fashion in Fig. 3.1. The back-to-back connected voltage source inverters are
connected in shunt (shunt voltage source inverter) and series (series voltage source
inverter) with the load and the supply respectively to perform compensatory actions.
They are connected through a common DC link capacitor on the dc side. The shunt and
the series filters are connected in the power circuit to divert the switching frequency
noises of the voltage source inverters. The switching pulses are obtained by carrying
out necessary control actions in a DSP controller. The switching pulses are conditioned
in the level shifting and the gate drive cards, before they are fed to the IGBTs of the
voltage source inverters. The purpose and specification of the power circuit blocks are
presented here. The design aspects of the components of active filters such as a UPQC
can be found in [66].

3.2.1 Shunt and series Voltage Source Inverters (VSI)

The shunt and series voltage source inverters are the core components of a UPQC.
They are operated in current and voltage control modes respectively to carry out
appropriate current and voltage injection. These full bridge Inverters are built with
TOSHIBA MG150J2YS50 IGBTs (600 V, 150 A).

3.2.2 Shunt interface inductor

The shunt interface inductor connected in the UPQC prototype has design values of
L=1.245 mH, R=0.1 ȍ. The inductance should be low enough to allow a high rate of
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change of current (di/dt) to all harmonic components of interest. At the same time it
should be high enough to limit higher frequency switching components. Therefore by
considering the highest frequency component that should be injected and the switching
frequency that should be filtered, a compromise value of the shunt inductor is chosen.

Fig. 3. 1 Power circuit of the prototype UPQC

3.2.3 Shunt coupling transformer

The shunt VSI is connected to the grid through a three-phase autotransformer
connected in star. The rating of the shunt coupling transformer is 12 kVA, 130 V:230
V, 0.17 mH, 0.16 ȍ (calculated on 230 V side). The voltage level matching between
inverter and the grid connection point is achieved by the choice of an appropriately
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rated transformer. The requirement for a shunt coupling transformer can be avoided if
the voltage rating of the inverter is matched to that of the voltage at the grid connection
point.

3.2.4 Shunt filter capacitors

The capacitors of value 20 ȝF are connected in delta at the point of connection of the
shunt VSI. These, along with the shunt inductors, serve to filter the switching
frequencies generated by the shunt VSI. The cut-off frequency of this filter is 582 Hz

3.2.5 Series low pass filter

The filter is connected to remove the switching frequency generated by the series
VSI. The inductors and capacitors are of value L=1.245 mH, R=0.1 ȍ and 10 ȝF
respectively.

3.2.6 DC link capacitor

The DC link capacitor acts as an energy storage element of the UPQC. A 2200 ȝF
DC capacitor rated for 500 V is chosen for the prototype UPQC. For the prototype
UPQC the DC link voltage was determined based on the rating of the IGBT. The series
and shunt transformer turns ratios were selected to ensure that the DC link voltage is
higher than the reflected voltages seen by the shunt and series inverters. Generally, the
choice of the DC link voltage depends on several aspects such as voltage level of the
point of connection and the required rate of change of filter current (di/dt) for current
mode control of the shunt VSI. The DC link voltage has to be higher than the peak of
the voltage at the point of connection in order to compensate for the reactive and
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harmonic currents of the load. Under a current mode control of the shunt VSI, the DC
link voltage has to be high enough to offer high di/dt to the filter current. At the same
time a very high value of DC link voltage will give rise to current overshoots beyond
bands when a hysteresis type of current controller is applied.

3.2.7 Series coupling transformers

The series VSI is connected through three single phase transformers of 4 kVA each.
They provide isolation between the inverters and the power system, and also match the
voltage and current ratings of the inverters with the power system. The rating of the
transformers is 130 V:115 V. The winding parameters are 0.42 mH, 0.13 ȍ (calculated
on 115 V side). The transformer windings on 130 V side (inverter side) are connected
in delta to take care of core non-linearity. This helps remove the triplen harmonics that
can occur due to independent magnetic fluxes of three single-phase transformers, which
do not add up to zero.

3.2.8 Measurement, control and instrumentation

The power signals are scaled and conditioned through a measurement interface card
before being sensed by the Analog to Digital Converter (ADC) of the DSP. The Pulse
Width Modulated (PWM) switching signals are output by the DSP at 3.3 V level, and
are level shifted to 15 V by a second interface card before being sent to IGBT gate
drive cards. A dead time of 3 ȝs is added on this card to the rising edge of each PWM
pulses to avoid shoot-through faults. (A shoot-through fault occurs when both switches
of an arm of VSI conducts at the same time to create short circuit of DC link capacitor.)
Therefore two different interfacing cards have been designed for handling analog
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(named as Measurement Interface Circuit in Figure 3.1) and digital signals (named as
Protection and Level Shifting Card in Figure 3.1) separately. The details relating to the
design and development of the measurement interface card on the analog side and
choice of DSP are provided in the subsequent sections of this chapter.

3.3

Measurement interface circuits of the UPQC

The measurement interface card, as the name suggests, is the interface between
various current and voltage signals used for control purposes and the DSP. The inputs
of the ADC of the DSP controller (TMS320F2812) chosen for this application is limited
to 0 to 3 V. Therefore the power signals have to be scaled and conditioned appropriately
to generate uni-polar signals of magnitude variation between 0 to 3 V. The chosen
control schemes require seven different current and voltage signals to be fed in to the
ADC of the DSP. They include three source voltages, three source currents and one DC
voltage. The DSP chosen has 16 ADC channels. Therefore it was decided to design an
interface card with 16 channels (6 AC voltage channels of 500V r.m.s., 3 AC voltage
channels of 280V r.m.s., 6 AC current channels of 20A r.m.s., and a DC voltage
channel of 500V) so that the extra measurement channels can be utilized in future for
any control modification.

3.3.1 Design of the interfacing circuits

The stages involved in the design of each measurement interface channel can be seen
in Fig. 3.2. The purpose of each stage is explained in detail.

46

Fig. 3. 2 Stages of a measurement interface circuit

(1) Attenuator/Transducer
The voltage signals (AC or DC) are sensed and passed through an appropriate
resistive network where they are attenuated to a lower level. The ‘Live’ or positive and
the ‘Neutral’ or negative point of the voltages are measured differentially. Therefore,
the same resistive network exists on both terminals. It was decided to build simple
resistive voltage attenuators rather than bulky and costly transformer voltage
attenuators. The accuracy of the measurement depends on the precision of the resistors.
Therefore, 1% resistors are chosen for the purpose. The current signal is passed through
a current transducer (LEM, LTA 200-S, Datasheet provided in Appendix A.1) and a
voltage signal proportional to current is obtained in the Attenuator/Transducer stage.

(2) Differential amplifier

The difference of the signals (live/positive and neutral/negative) at inputs is amplified
at this stage. The Common Mode Rejection (CMR) property of this stage helps to
reduce the incoming noise and offers better signal to noise ratio at the output [67]. The
circuit is built with TL084 op-amp and 1% resistors.
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(3) Low pass filter

The low pass filter stage is applied to remove the high frequency noise coupled to the
input current and voltage signals. Ideally the cut-off frequency of this filter must be half
the sampling frequency of the ADC in order to filter the frequency components, which
can cause aliasing effect. However, a filter with a low cut-off frequency to remove the
noise can cause a phase delay on the signal components of interest and result in a poor
dynamic response of the control. Especially when a hysteresis current controller is
applied, it is necessary to ‘sense’ the current signal as it is without causing any phase
shift to the triangular current ripple. The phase shift caused by the filter will be
frequency-dependent. And hence the phase compensation of the signals during a control
application can also be a difficult task. The noise components, which are prominent, can
occur at the switching frequency and will be dominant at the instant of switching of
devices. Therefore, an appropriate synchronous sampling technique adopted as in [19]
allows a filter of higher cut-off frequency to be applied. In this method, data sampling
never happens during switching of the devices.
In the present work, a third order and a fifth order Butterworth filters were designed
for voltage and current signals respectively. It was decided to build Butterworth filters
because of their smooth response in the pass band. The third order filter was designed to
pass 2.5 kHz (50th Harmonic of 50 Hz signal) signal with magnitude error of 0.04% and
phase error of 3.96o for the voltage measurement channels. A fifth order filter was
designed to pass 20 kHz signal with magnitude error of 6% and phase error of 27o for
the current measurement channels. A fifth order filter with a high cut-off frequency is
necessary in order to measure and replicate the current waveforms resulting from a
hysteresis current controller. The circuits are built with TL084 op-amps, 1% resistors
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and 5% capacitors. The last RC stage of the third and fifth order low pass filters is
placed close to the ADC input point to remove high frequency noise that might have
coupled with the signal.

(4) Scaling and DC offset stage

This is a summing and scaling amplifier stage. The AC input is scaled appropriately
to vary between +/- 1.5 V. A DC offset of 1.5 V is added with the help of the noninverting, summing amplifier. A precision voltage reference (LM4041-ADJ) is applied
in the circuit to obtain a stable 1.5 V from +15 V supply. Therefore the output voltage
of this stage varies between 0 and +3 V. The circuit is built with TL084 op-amp and 1%
resistors.

(5) Over-voltage protection

The ADC of the DSP is very sensitive to voltage input other than the specified level
(0-3 V). Therefore, it is necessary to add a voltage clamping stage at the input of the
ADC for the protection purpose. A transistor (BC178), resistor (1%) and zener diode
(BAT85) based protection circuit is built as the last stage of every measurement
channel, which prevents the voltage at the output of the card from exceeding 3 V.
The schematic diagrams of measurement channels designed are shown in Figures
3.3, 3.4 and 3.5 for DC voltage, AC voltage and AC current respectively.
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Fig. 3. 3 DC voltage measurement channel
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Fig. 3. 4 AC Voltage measurement channel
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Fig. 3. 5 AC Current measurement channel
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A simulation study of the designed circuits has been carried out in the simulation
package SABER. The simulation results for different channels can be found in Figures
3.6 to 3.10. The measurement channels add an offset of 1.5 Volts on AC signals. An
appropriate gain (details of gains has been provided in Appendix A.4) has been
designed to keep the voltage within +3.0 Volts.

Fig. 3. 6 AC voltage measurement

Fig. 3. 7 DC voltage measurement
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Figures 3.8 and 3.9 show the performance of the current measurement channel. When a
hysteresis current controller is applied, the current measurement channel must measure
the current as it appears without adding any phase shift to the triangular current ripple.
The comparison of triangular current ripple resulting from hysteresis controller can be
seen in Figure 3.9. The designed circuit performs satisfactorily in this respect.

Fig. 3. 8 AC current measurement

Fig. 3. 9 Comparison of triangular current ripple resulting from Hysteresis Controller
(Phase shift measurement)
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The action of the over voltage protection circuit can be seen in Figure 3.10, when the
voltage on a 280 V measurement channel increased to 350 V. The second plot in Fig.
3.10 shows the channel output with (purple trace) and without (green trace) the
protection circuit. When a voltage measurement channel is fed with the voltage value
higher than the designed limit, the protection circuit prevents channel output from
exceeding 3 Volts to protect the ADC of the DSP, and clamps it to 3 Volts.

Fig. 3. 10 Action of protection circuit

3.3.2 Building and testing of the measurement interface card

Two PCBs, one each for voltage and current measurement have been designed in
Number One Systems-EasyPC PCB design software. The voltage card has nine
measurement channels. Six channels are designed to accommodate 500V r.m.s. for the
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measurement of the source and load side three phase voltages. Three voltage channels
are designed to accommodate 280V r.m.s. for the measurement of injected voltage from
the SERC of the UPQC. This card also has a voltage channel capable of measuring 500
V DC voltage. The Current card has six measurement channels. They are designed to
handle 20 A r.m.s. for the measurement of the source side and the load side currents.
The PCB layout and photograph of the PCBs are provided in Appendix A.2, and A.3.
The boards are constructed to meet the EN 60950 [68] safety standard since level of 500
V r.m.s. is accommodated on it. The PCBs were professionally fabricated in Germany.
The boards were built and tested in the laboratory. Differential mode and common
mode tests were carried out on each measurement channel of the PCBs to ensure their
reliable operation. The test result tables are provided in Appendix A.4. The gains of the
circuits have found to be consistent in the tests carrried out. Measurable phase shifts on
the signals have occurred from 850 Hz onwards in all channels when differential mode
frequency tests were carried out. The common mode tests carried out on the channels
have shown the reliable common mode rejection behaviour of the channels.

3.3.3 Sample measurements

Sample measurements done during the practical application of the card have been
provided in Figures 3.11 to 3.14. The accuracy of the measurement channels is crucial
for the control purposes. Therefore, it was necessary to carry out simulation studies on
the designed circuits to estimate the measurement errors (resulting from tolerence of
components) that can occur in the practical circuits. The measurement channel error in
each case of practical circuits was within 1% when compared to simulation case.
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Channel Output
Channel Output

Channel Input
Channel Input

Fig. 3. 11 AC voltage measurement

Fig. 3. 13 AC current measurement

(x-axis-1div=10ms, y-axis-ch2-

(x-axis-1div=5ms, y-axis-ch1-

1div=1V,ch4-1div=200V)

1div=1V,ch2-1div=1V)

Channel Output
Channel Output

Channel Input
Channel Input

Fig. 3. 14 Triangle Comparison of

Fig. 3. 12 DC voltage measurement

current resulted from Hysteresis

(x-axis-1div=10ms, y-axis-ch2-

Controller

1div=1V,ch4-1div=200V)

(x-axis-1div=100ȝs, y-axis-ch11div=500mV,ch2-1div=500mV)
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3.4

Control of the Prototype UPQC
The power electronics devices used in today’s modern power system need

sophisticated high speed control, fast triggering protection schemes and data
communication systems. The control complexity of a UPQC requires that either a
microprocessor or a digital signal processor be applied for the purpose. A DSP based
digital controller is preferable because of its high-speed and re-configurability. DSP
based digital controllers developed for active filters are reported frequently in the
literature [19,21,23-25]. A Texas Instrument (TI), DSP based eZDSPTMF2812
evaluation module has been chosen for the control of the prototype UPQC.

3.4.1 Specification of eZDSPTMF2812

A eZDSPTMF2812 development kit is based on TI’s TMS320F2812 DSP. The
high performance control optimised kit offers an operating speed of 150MIPS. The
choice of the DSP kit is suitable for control application, as it contains 16, 12-bit ADC
channels, 56 General Purpose Digital Input/Output (GPIO) ports of which 12 can also
act as inbuilt PWM channels and ample on-chip memory as well as external memory. A
more detailed description of the DSP functionalities is provided in Appendix A.5 [69].
The ADC channels offer a fast conversion rate of 80ns at 25 MHz clock speed. The 16
ADC channels can be either operated as an auto-sequenced single sequencer or two
independent dual sequencers (8 in a group). The ADC conversion can be triggered by a
variety of sources including hardware, software and a number of timer events in the
DSP. Therefore, synchronization of the ADC with different events can be achieved
very easily. The inbuilt PWM channels are another advantage of the DSP kit. There are
two modules, which can generate 16 PWM pulses (Event Manager A and B- EVA,
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EVB) either independently or synchronized to each other. The PWM pulses generated
by the compare units (3 pairs) on each module are suitable for control of two full bridge
inverters simultaneously. Also a suitable dead time can be introduced for these pulses
on the rising edge. Setting of suitable interrupts and clock speeds on both peripherals
can easily synchronize the EVs and ADC. More details on these peripherals can be
found in [70,71]. The control software can be developed in C using Code Composer
Studio (CCS) environment for TI DSPs and can be loaded on the DSP.
The DSP also offers a pair of hardware based power drive protection interrupts
(PDPINTA and PDBINTB for EVA and EVB respectively) for protecting the inverters
from over-voltage and over-current. Two dedicated GPIO pins can be configured for
this purpose and can be controlled by external fault logic. Whenever a ‘low’ is sensed
by the DSP on these ports, an interrupt of the highest priority is triggered. All the PWM
channels are immediately sent into a high-impedance state and suitable pull down
resistors can be connected externally to keep the PWM pins at ‘low’ state during this
interrupt period. This logic has been implemented in the Protection and Level Shifting
Card.

3.4.2 Grid synchronization and reference template generation

Synchronization of the control process with the grid frequency, and hence a suitable
reference template generation as required by the control, is a very important part of the
digital controller. Software zero crossing based grid synchronization and a lookup table
method of reference generation is carried out which does not need the application of a
conventional Phase Locked Loop (PLL). A PLL is implemented either with additional
hardware or in software. A PLL performs poorly during grid voltage unbalance or
distortion and number of filtering stages will have to be introduced for reliable
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operation. When compared with a software-PLL method of grid synchronization, the
software-zero crossing method is simpler and requires lower processor time to
implement.
The inbuilt lookup table provided by TI in the Fixed Point Math Library (FPML) is
suitable for generating the sine reference template by the lookup method. To apply this
in the control program the sine table has to be placed in an appropriate on-chip memory
location of the DSP. The inbuilt function takes the angle information in radians in Q15
number format (varies from +32767 to –32768) as input and outputs the sine value in
the same Q15 format. More details on the FPML can be found in [72].
The reference template generation and the grid frequency synchronization are
implemented as different independent routines in the program. A Start Of Conversion
(SOC) signal is sent to the ADC unit at the underflow of the EVA Timer 1, which is
operated at around 18 kHz. The ADC unit generates an interrupt once the End of
Conversion is reached (EOC). Seven AD Conversions in a cascaded, sequential
sampling mode are completed in 4.16ȝs. All calculations and control decisions are
made in the ADC interrupt. Therefore, the Interrupt Service Routine (ISR) also runs at
around 18 kHz. Based on the requirement of the control, the angle information of the
reference can be calculated in the ISR. The control designed for the prototype UPQC
requires the reference template to be in-phase with the fundamental positive sequence
component of the source voltage. Therefore, the angle of fundamental, positive
sequence component is calculated continuously in the ISR and the angle is fed to the
sine look-up function to generate the sine template. More details on fundamental,
positive sequence angle calculation will be provided in Chapter 4.
The ISR frequency can be fixed at 18 kHz if the grid frequency remains as a constant
at 50 Hz. However the grid frequency varies slightly around 50 Hz, continuously.
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Therefore a frequency-locking algorithm is implemented in the ISR as shown in Figure
3.15. The frequency locking routine changes the ISR frequency slightly around 18 kHz
such that the sampling of the ADC and calculations remain synchronized with variation
in the grid frequency. The program is started with a 50 Hz approximation of source
frequency. The zero crossing of the ‘A’ phase source voltage at negative to positive half
cycle transition is detected with a simple threshold comparison method. A noisy zero
crossing is a potential threat for this method of synchronization. To avoid detection of
multiple zero crossing, any successive zero crossing detected is discarded for next 30
samples after the first one is detected. The number of samples for one power cycle is
counted. This is compared with a fixed number of samples every time the zero crossing
is detected. (360 samples for one power cycle in the present work, considering 18 kHz
as the sampling frequency). If the grid frequency is higher than 50 Hz, a positive
difference is calculated. Therefore the speed of the clock (Timer 1 of EVA)
synchronized with the ISR and ADC sampling should be increased to synchronize with
the grid frequency. Therefore the clock dividing register value (T1PR of EvaRegister)
is reduced to increase the ISR and the ADC sampling frequency. The clock divider is
updated in the other way if the grid frequency falls below 50 Hz. The clock divider is
adjusted gradually after the detection of every zero crossing, until the difference
between the sample count and the fixed count reduces to zero. Therefore the ISR and
ADC sampling frequency will be at or around 18 kHz to take into consideration of
variation in the supply frequency. The register associated with the ISR timer is
shadowed in F2812 DSP, which means the register can be updated anywhere in the ISR
and can be made effective with different events of the timer (period match and
overflow/underflow of counter register).
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Fig. 3. 15 Frequency locking control block

3.4.3 Experimental results

Some results on grid synchronization and reference generation are presented here.
Figure 3.16 shows the result taken with the graph window of the debugger in the code
composer studio. The data samples were collected in buffers in external memory
locations of the DSP kit. The graph window was enabled to access those memory
locations to plot the data. However, there are not many graphical tools available in the
debugger to present the results in a more legible way. Therefore, the data collected in
buffers were plotted using Microsoft Excel. The results shown in Figure 3.16 are redrawn in Figure 3.17. The source voltage is scaled back to the voltage level at the input
of the ADC (Count*3/216). The reference generated and the angle tracked is normalized
with 215.
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Fig. 3. 16 Source voltage, tracked angle of the source voltage and the generated
reference (graph plotted in CCS)
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Fig. 3. 17 Source voltage, tracked angle of the source voltage and the generated
reference (plotted in Microsoft Excel)
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Frequency locking of the generated DSP reference and the voltage input of phase A can
be seen in Figure 3.18.
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Fig. 3. 18 Frequency locking of the reference with the grid voltage

The source frequency is 50.5 Hz where the reference frequency is generated at 50 Hz,
when the program starts. But the generated reference frequency gradually locks to the
supply frequency by appropriate adjustment of speed of the ISR clock.

3.5

Conclusions

In this chapter the details of different components of a UPQC are provided. The
specification of the components and the criteria of selection of the components of a
UPQC are explained. Corresponding component parameters of the prototype UPQC are
provided.
A suitable analog measurement interface card for the prototype UPQC has been
designed and PCBs have been built and tested in the laboratory. The performance of the
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circuits has been demonstrated both in SABER simulation and experimentation. The
results obtained in simulation and experimentation have matched very closely.
The specifications and suitability of the chosen DSP (TMS320F2812) for the
purpose of control of the UPQC hardware is provided in the chapter. The speed of the
DSP (150MIPS) and its peripherals including PWM ports and ADC ports and power
drive protection feature makes it a very attractive and practical choice.
A zero crossing detection based grid synchronization and reference template
generation in TMS320F2812 has been proposed in this chapter. This method does not
need any extra hardware. By sensing the voltage zero crossing in software and
adjusting the timer period of the ISR the control process is synchronized with the grid
frequency. The reference template is generated by a look-up method with the help of
sine table and inbuilt functions provided by the FPML of TI.
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4. Implementation of UPQC Control Strategies on DSP
controller

4.1

Introduction

A UPQC is capable of solving many power quality problems simultaneously. A
sophisticated and robust controller is of great significance in order to achieve expected
performance of the UPQC hardware. A UPQC controller should carry out a coordinated control of two inverters coupled through a DC link capacitor. Also design of a
decoupled control of two inverters can give flexibility to operate the two compensators
separately as voltage and current compensating devices. A digital controller offers the
flexibility of reconfiguration of the control process. Different control strategies can be
tried without changing the hardware configuration. This chapter reports the
development and implementation of a DSP based digital controller for the prototype
UPQC. The controller is capable of co-ordinated or de-coupled control of both the
SHUC and the SERC of the UPQC. Experimental results of the separate tests carried
out on the SERC, SHUC and the UPQC are presented in the chapter.

4.2

Control of the SHUC

The control objectives of the Shunt Compensator/shunt active filter (SHUC) include
generating and tracking of a suitable reference current through an appropriate method
of Pulse Width Modulated (PWM) switching technique. Therefore, the SHUC is
controlled in current mode. From the control point of view of a SHUC, two methods
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widely followed in literature can be identified: tracking of SHUC current mode of
control [15,16,18] and tracking of source current mode of control [20,21,22,23].
Tracking of the SHUC current mode of control generally calculates the reference
current by calculating the real power requirement of the load, and subtracting the real
component of the current from the sensed load current. This method requires a number
of transformations and filters to be implemented in the control. Also it requires both the
load and the SHUC currents to be sensed. This control performs poorly, resulting in a
higher Total Harmonic Distortion (THD) in the source current when applied in a case
where the non-linear load current waveform has sharp transitions. The source current
tracking method can overcome this disadvantage provided the controller is compact
enough for the fast correction of the current. In the source current tracking method,
source currents are regulated to be balanced and in-phase with the supply voltage at the
point of connection. But delays in the control process or switching process can also
cause the source current to exceed band limits in a hysteresis type of current controller
in spite of direct source current control if a fast DSP and a compact control technique is
not chosen. A compact source current mode of control and its DSP implementation is
discussed in detail in the following section.

4.2.1 Source current mode of control and DSP implementation

4.2.1.1 Source current mode of control

The power balance between the source, load and the DC link has to be maintained
at all time. If the source supplies the real power required by the load and if the losses
are neglected, there will be no real power flow through the SHUC, and hence there will
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be no variation in the voltage level of the DC link. Therefore any variation in the DC
link voltage is a direct measure of the real power unbalance. If the DC link voltage has
risen above the reference value, a real power higher than the load demands has been
drawn from the source. Therefore, the active source current magnitude has to be
reduced in order to reduce the real power drawn by the source. Similarly, the active
source current has to be increased if there is a drop in the average DC link voltage.
Therefore, regulation of the average DC link voltage at a constant value can meet two
control objectives simultaneously - control of the DC link voltage and the magnitude
calculation of source current required to deliver the real power required by the load. A
suitable controller can be designed for the regulation of the DC link voltage. In the
present work, a PI controller has been designed for this purpose. This method requires
the generation of a three phase balanced sinusoidal template in order to generate a three
phase balanced current reference of calculated magnitude. The fundamental positive
sequence component angle of the source voltages is extracted using equations (4.1)(4.4) to perform this. Therefore the developed control can ensure that the source current
is balanced even under source voltage unbalance. Vdp and Vqp in (4.1) have average DC
values equal to the in-phase and quadrature components of the fundamental positive
sequence voltage when a synchronous reference frame is considered. Therefore, the
positive sequence angle with respect to the reference can be determined by calculating
the average of Vdp and Vqp in a fixed time window and by taking the inverse tangent as
given in equations (4.2)-(4.4).

ªV dp º 2 ª sin( ω t)
« »= «
«¬V qp »¼ 3 ¬ cos( ω t)

sin( ω t - 2π /3)
cos( ω t - 2π /3)

ªV a º
sin( ω t + 2π /3) º « »
Vb
cos( ω t + 2π /3) »¼ « »
¬«V c ¼»
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(4.1)

V (t )

d , q, pos

=

1 T
³ V (t ) dp, qp dt
T t −T

§ Vqpos ·
¸
¸
© Vdpos ¹

θ = tan -1 ¨¨

§ Vqpos
¨V
© dpos

θ = tan -1 ¨

·
¸ +π
¸
¹

(4.2)

if Vdpos > 0

(4.3)

if Vdpos < 0

(4.4)

The generated sine template, which is in phase with the positive sequence of the source
voltage, is multiplied by the magnitude of the source current demanded by the PI
controller.
Once the reference current is generated, the next important task is to track the
reference current by application of a suitable modulation technique for current control.
It has been well documented in the literature that a hysteresis type of current controller
is an attractive choice because of its simplicity and robustness [9]. A hysteresis band is
constructed by adding and subtracting appropriate offset values to the reference. The
measured source current is continuously compared against the hysteresis top and
bottom bands to generate the switching pulses. In the present case of application of this
control, the six switches of the SHUC (Fig 3.1 of Chapter 3) are utilized to connect the
DC link voltage appropriately in aiding or opposing mode with the supply voltage to
control the source current within a hysteresis band [20]. Connection of the lower group
of switches of each arm increases the source current whereas connection of upper group
of switches reduces the source current. The control implemented for the SHUC in
shown in Fig. 4.1.
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Fig.4. 1 Control Diagram of the SHUC

4.2.1.2 DSP implementation

The flowchart of the SHUC control implemented in a DSP can be seen in Fig. 4.2.
Start
ADC sensing (4.16us)
and DC offset removal
of sinusoidal waveforms

Hysteresis comparison
and switching

6

Positive sequence source
voltage Phase angle calculation

Z-1
Moving average for DC
link Voltage

PI Controller
Reference current and
Hyst. band formation
Zero crossing and
Frequency detection
Update control
Variables

Halt

Fig.4. 2 Flow chart of the SHUC program
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To level shifting and
gate drive card

Three phase source voltages (Va, Vb and Vc), currents (Ia, Ib and Ic) and the DC link
voltage (Vdc) are scaled appropriately as explained in Chapter 3 and sampled with ADC
channels (A0, A1 and A2 for AC voltages B0, B1 and B2 for AC currents and B3 for DC
voltage) at a frequency of 18 kHz. The DC offsets introduced by the measurement
channels on AC voltages and currents are removed at the beginning of the Interrupt
Service Routine (ISR). The transformation given in (4.1) is applied to the source
voltages. A moving average filter is designed for extracting DC components from Vdp
and Vqp and also to calculate the average DC link voltage. A moving average filter is a
simple, efficient low pass filter for extracting the DC components. They can also be
implemented as a Finite Impulse Response (FIR) filter in the simplest form to reduce
the noise in any waveform. The implementation of the moving average filter in DSP
can be explained on the basis of samples; a time window T can be fixed based on the
application of the moving average filter. In the present work, the fundamental
frequency time period is considered for the calculation of the average value of the DC
link voltage, Vdp and Vqp. The number of samples during the time period T is fixed to
360 by proper tracking of the supply frequency as explained in Section 3.4.2 of Chapter
3. The sum (sumn) of 360 samples is calculated and divided by the number of samples.
The number of samples summed at a given instant of time always remains 360, because
when the 361th sample arrives, the 1st sample from sumn is subtracted and the fresh
sample is added to it. The average is calculated by dividing sumn by 360.The same
explanation can be presented for nth sampling instant in equation form as given in
equations (4.5) and (4.6).

Sumn = Sumn −1 + samplen − samplen −360

(4.5)

71

Averagen =

Sumn
360

(4.6)

The filter requires one addition, one subtraction and one division in the implementation.
However it requires the previous 360 samples to be stored in a memory location in an
array format. The DSP has up to 128 k (X16) of on-chip memory and up to 1M (X16)
of external memory. Therefore implementation of number of moving average filters is
not an issue from the data storage point of view. The angle is obtained from a look-up
table of inverse tangent values provided by the FPML of TI.
The error calculated between the reference DC link voltage (350 V) and the average
DC link voltage is passed through a PI controller. The implementation of a PI controller
at nth instant can be explained using equations (4.7) to (4.10).
The standard PI controller equation is given in (4.7)

T

Y (t ) = K p ⋅ E (t ) + K i ³ E (t ) ⋅ dt

(4.7)

0

where Y(t) is the controller output (will be denoted as Irefmag here)
Kp is the proportional constant
Ki is the integral constant
E(t) is the error signal (will be denoted as Vdcerror here)
discretising (4.7) at nth instant results in equation (4.8)

k =n

I refmag ( n) = K p ⋅ Vdcerror (n) + K i ⋅ Δt ¦ Vdcerror (k )
k =0
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(4.8)

Where ¨t is the sampling interval. Therefore the new integral constant can be defined
as Ki1 which is equal to KiÂ¨t. The summation term of integral is calculated as a running
sum in order to avoid numerous summing operations in every step. Therefore the final
PI equation in discrete form can be written as (4.9) and (4.10).

K isum (n) = K isum (n − 1) + K i′ ⋅ Vdcerror (n)

(4.9)

I refmag ( n) = K p ⋅ Vdcerror ( n) + K isum ( n)

(4.10)

It is necessary to limit the sum term of integral of the PI controller in order to avoid
overshoot of the controller output and poor response of the controller during step
changes. It is also necessary to limit the output of the PI controller as a safety feature, in
order not to set a very high value of reference of source current during a step change.
The Ziegler-Nichols PI tuning method was followed to obtain the proportional and
integral constants. Initially, integral constant Ki1 was set to zero. The value of the
proportional constant was increased in small steps until an oscillatory response in the dc
link voltage was observed. The proportional constant is fixed at around 60% of the
value at which the DC voltage oscillations were observed. Once the value of the Kp is
fixed, the Ki1 term is introduced. The Ki1 term is adjusted such that the DC link voltage
reaches the set value in a reasonable time period, keeping the overshoot within the
acceptable limit (within 450 V). The proportional and integral constant terms
determined are 1.5 (corresponds to a physical value of 0.173Amps/Volt) and 0.004
(corresponds to a physical value of 4.86 Amps/Volt-Sec) respectively for the SHUC
controller.
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Table 4. 1 PI controller parameters
Kp

1.5 (0.173Amps/Volt)

Ki1

0.004 (4.86 Amps/Volt-sec)

As a next step of control, the reference waveform is generated by multiplication of
reference current magnitude and sine template. The upper and lower hysteresis bands
are generated by adding and subtracting of an offset count from the reference waveform
count. The three currents measured are compared with their respective top and bottom
bands to generate the switching commands. The switching instructions are sent to six
GPIO pins which are further level shifted and sent to gate drive cards with a digital
interfacing card.
The delay in the measurement and control action and the aliasing effect in the
digitized voltage and current signals due to switching noise are two major concerns in
any DSP based controller. Especially when a hysteresis current controller has to be
implemented with a DSP, the inherent delay caused by the ADC sensing and
calculations can lead to a slow response of the control and as a result poor performance
of the current controller can be unavoidable. To overcome this issue, the authors of [23]
have applied an analog hysteresis controller. In [23], a DSP is applied to generate the
reference. The generated reference is output through an appropriate Digital to Analog
Converter (DAC) and an external hysteresis current controller is applied to generate
switching pulses. Although an analog hysteresis controller can achieve better results
because of no delay and low sensing errors, the flexibility of a digital controller cannot
be exploited with this arrangement. Hysteresis band adjustment or re-selection of the
current operating range requires re-design of the components of an analog hysteresis
circuit, whereas in a digital hysteresis controller they can be achieved by changing a
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few values in the program with no extra design effort or hardware cost. In the present
work, to avoid the delay of switching decisions, the measured source current is
compared with the reference value of the current calculated in the previous sample
time. This avoids the delay in switching that can be caused by a number of calculation
steps. The control steps followed as shown in Fig. 4.2 has given an acceptable
performance with fully digital control of the SHUC.

4.2.2 Experimental results

The steady state and dynamic performance of the SHUC is presented in this
section. The tests are carried out at 230 V (line-line, r.m.s.). A California Instrument
power supply (4500Ls) which is capable of grid simulation is utilized throughout all the
experiments. Variable loads are applied to carry out load transients. All the waveform
measurements are taken with the Tektronix TPS 2024 oscilloscope.

4.2.2.1 Steady state performance

Figures 4.3, 4.4 and 4.5 show three types of loads used in the experiments. A three
phase resistive load, three phase diode bridge rectifier supplying a resistive load and a
three phase inductive load are considered. Fig 4.6 shows the current requirement of the
load when connected together. It can be seen that the load current is highly distorted
with a THD of 15.8%.
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Fig.4. 3 Resistive load current

Fig.4. 5 Inductive load current

(x-axis-1div=5ms, y-axis-ch1,cha2,ch3-

(x-axis-1div=5ms, y-axis-ch1,cha2,ch3-

1div=500mv)

1div=500mv)

Fig.4. 4 Rectifier load current

Fig.4. 6 Total load current

(x-axis-1div=5ms, y-axis-

(x-axis-1div=5ms, y-axis-ch1,cha2,ch3-

ch1,cha2,ch3-1div=500mv)

1div=500mv)

In these figures, 1 A (peak) corresponds to 66 mV (peak) measured with the LEM
current transducer LA 205-S. The measured r.m.s. value of the load current is 11.11
Amps. The application of the SHUC in the system results in a balanced sinusoidal
source current being drawn from the source. Different currents are shown in Figs. 4.7
and 4.8.
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Load current

Source current

SHUC current

Fig.4. 7 Source current with SHUC

Fig.4. 8 Load, Source and SHUC

application

current of ‘A’ phase

(x-axis-1div=5ms, y-axis-ch1,cha2,ch3-

(x-axis-1div=10ms, y-axis-ch1,cha2-

1div=500mv)

1div=500mv,ch MATH-1div=500mv)

In the steady state condition, three phase current with a THD of 4.45% is being drawn
from the source as can be seen in Fig. 4.7 (a limit of 8% is allowed by IEEE standard
519-1992). The load current, source current and the SHUC current for one phase can be
seen in Fig. 4.8.

4.2.2.2 Performance under load unbalance

An unbalance created in the non-linear load, results in the current shown in Fig. 4.9
being drawn. Since a balanced three phase reference is being tracked continuously, the
SHUC forces the source current to be sinusoidal and balanced. The SHUC provides the
remaining current to the load as per the load requirement. The load and the source
currents can be seen in Figures 4.9 and 4.10 respectively. In Figures 4.7, 4.8, 4.9 and
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4.10, 1 A (peak) corresponds to 33 mV (peak) measured with the LEM current
transducer LA 205-S.

Fig.4. 9 Unbalanced Load current

Fig.4. 10 Source current under

(x-axis-1div=5ms, y-axis-ch1,cha2,ch3-

unbalanced load

1div=200mv)

(x-axis-1div=5ms, y-axis-ch1,cha2,ch31div=200mv)

4.2.2.3 Dynamic performance

The performance of the SHUC during sudden load changes is presented in this
section. The DC link dynamics during nonlinear load switching can be seen in Figures
4.11 and 4.12. The DC link is maintained at 350 V by the action of the PI controller.
When the nonlinear load is switched off the real power supplied to the load previously
is transferred to the DC link capacitor until a new source current reference suitable for
the new load condition is calculated. Therefore the DC link voltage raises above the
reference value. Similarly the DC link voltage drops when a load is suddenly switched
on. The variation in the DC link voltage is around 50 V above and below the nominal
value (350 V). The controller takes around 6 power cycles to stabilize the DC link
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voltage. Figures 4.11 and 4.12 show the load current and DC link voltage during switch
on and switch off of a non-linear load respectively.

DC link voltage
DC link voltage

Load current
Load current

Fig.4. 11 DC voltage variation during

Fig.4. 12 DC voltage variation during

switch-on of non linear load

switch-off of non linear load

(x-axis-1div=50ms, y-axis-ch3

(x-axis-1div=50ms, y-axis-ch3

1div=100V, ch4-1div=10A)

1div=100V, ch4-1div=10A)

The current in these two results have been measured with a LEM current probe. Fig.
4.13 shows the source voltage and source current during a load change operation.

Source Voltage

Source Current

Fig.4. 13 Source Voltage and current of ‘A’ phase
(x-axis-1div=10ms, y-axis-ch1-1div=50V, ch2-1div=500mv)
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When the non-linear load is suddenly switched on it is seen that the magnitude of the
source current increases accordingly by means of the control action. It can also be
observed that the unity power factor condition is maintained throughout the steady state
and transient period as the source current reference is generated by the positive
sequence of the source voltage.

4.2.2.4 Harmonics profiles of load and source currents

The harmonics profiles of load and source current are given in Figures 4.14 and 4.15
respectively. It can be seen that the source current harmonics has been reduced to 4.45%
from 15.8% by application the SHUC. (The measurement of the harmonics spectrum
has been taken from the power quality monitor PowerXplorer-PX5 of Dranetz-BMI.) It
can be observed in the figures that the odd harmonics (5th,7th, 11th and 13th) which were
prominent in the load current are reduced considerably in the source current to reduce
the THD of the current to within the recommended limit according to IEEE standard
519-1992.

Fig.4. 14 Harmonics profile of load current
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Fig.4. 15 Harmonics profile of source current

4.3

Control of the SERC

The SERC maintains the load voltage at a predetermined level during any source
voltage abnormal conditions such as voltage sag/swell or distortion. The SERC of the
prototype UPQC has restricted voltage injection capability (injection limited to 50% of
the supply voltage). The upper limit of injection in any voltage conditioning device is
determined by rating of the inverter and associated injection transformer. The rating of
the inverter and transformer are determined by the requirement to keep the cost of the
equipment low. Therefore, it is necessary to take the rating factor of the device into
consideration while designing any controller in order to perform optimally with the
available rating of the device. A sequence analysis based compensation strategy has
been developed to compensate balanced and/or unbalanced incoming voltage to regulate
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the load voltage. The advantage of the scheme is that under most of the practical cases
of unbalance, the SERC controller is able to compensate the unbalance (provided, the
rating of the SERC is higher than the possible negative sequence magnitude under any
unbalance condition), even if the voltage capability of the SERC is limited by its rating.

4.3.1 Sequence analysis based control and DSP implementation

4.3.1.1 Sequence analysis based control

Sequence components of the three phase supply voltages are extracted to generate
the reference injected voltage for the SERC. The control determines the maximum
possible positive sequence injection within the capacity of the compensator to achieve
balanced voltage condition at the load terminals. The working principle of SERC can be
explained with the help of Fig. 4.16.

Vc1
Vinjc
Vc2

Va2

Va1
Vinja

Vb2
Vb1

Vinjb

Fig.4. 16 Voltage phasor
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Three phase voltage phasors Va1,Vb1 and Vc1 are balanced with 100% magnitude under
normal operating conditions. A fault in the upstream of the PCC can cause balanced or
unbalanced voltage disturbance at the PCC depending on the type of the fault. During
an unbalanced fault situation, the phase voltage vectors are Va2, Vb2 and Vc2. This
situation is caused by a typical L-L fault which does not involve any grounding. The
SERC can inject appropriate voltages Vinja, Vinjb and Vinjc in order to build a balanced
three phase system of voltage vectors with the help of charge stored in the DC link
capacitor.
A sequence analysis based control strategy is adopted. The phase voltages are
converted to balanced system of positive (V1), negative (V2), and zero (V0) sequence
components. The SERC control aims to maintain the positive sequence component at a
predetermined value and to reduce negative sequence and zero sequence components to
zero. The zero sequence component in the three phase three wire system considered
here is zero. Therefore, the injected voltage Vinj of a particular phase can be written as a
vector sum of reference voltage (Vref), positive (V1) and negative (V2) sequence voltages,
as given in (4.11).

Vinj = Vref − V1 − V2

(4.11)

Vinj is added to the source voltage to regulate the load voltage at a desired level. The
voltage that can be injected by the SERC in order to establish a balanced three-phase
system is determined by the rating of its inverter. If the desired magnitude of Vinj is
beyond the capacity of the inverter of the SERC (one of the cases considered here) the
injected voltage has to be limited to the maximum voltage capacity of the inverter. In
the case of a balanced voltage sag/swell, the negative sequence component will be zero.
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Therefore, only positive sequence in-phase injection of voltage up to the maximum
capacity of the SERC will be required to maintain the balance in the load voltage with
maximum possible amplitude (Vmax). But under severe voltage unbalance condition,
limiting the magnitude of the calculated Vinj will not ensure a balanced voltage
condition at the load terminals. Therefore, it is necessary to determine the maximum
amplitude and angle of injection of the voltage that can be injected in order to establish
a system of balanced three phase load voltages with maximum possible amplitude.
Determination of an appropriate Vinj, under restricted inverter rating option is one of the
key objectives of the controller.
The voltage to be injected which is the combination of positive and negative
sequence is calculated. The phase which requires maximum injection is selected and
following three possible cases of Vinj are defined in the control:

(1) Vinj <= Vmax

When calculated voltage magnitude is within the capability of the compensator, no
further calculation is required. Thus injected voltage is the calculated voltage.

(2) Vinj>Vmax AND V2>Vmax

When the calculated voltage magnitude is higher than the maximum possible voltage
and negative sequence magnitude is higher than the maximum possible voltage, the
maximum possible negative sequence voltage is injected.

84

(3) Vinj>Vmax AND V2<Vmax

When the calculated voltage magnitude is greater than Vmax but the negative sequence
magnitude is lower than Vmax, the appropriate positive sequence magnitude has to be
selected in order to keep the injected voltage magnitude the same as the maximum
possible magnitude. The selection of the positive sequence component is explained
with the help of a phasor diagram shown in Fig. 4.17. OA is the voltage of one of the
phases which requires maximum voltage injection during a fault. OG is the reference
voltage set along the positive sequence component of that phase. The voltage AG has to
be injected in order to establish the reference voltage in this phase. AG is the
combination of positive (EG) and negative sequence (AE) components. In case the
compensator is unable to inject AG and AF (Vmax) is the maximum possible injection to
establish a balanced voltage condition, the positive sequence magnitude has to be
reduced to EF. The magnitude EF that can be injected in this situation can be calculated
from (4.12)-(4.15):

GD = AG * sin β

(4.12)

2

AC = V max − GD
AB =

2

AE − GD

2

(4.13)

2

(4.14)

BC = EF = AC − AB

(4.15)

Therefore, the injected voltage is restricted to a combination of negative sequence
component and reduced positive sequence component in all phases in order to stay
within the limit of the compensator.
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Fig.4. 17 Injected voltage vector calculation

A feed-forward control loop measures the source voltage continuously and it is
compared with the reference voltage to be maintained at the load. Three phase voltages
are converted to positive and negative sequence in-phase and quadrature components
with the help of equations (4.16)–(4.18). Since the sequence components are calculated
in their natural reference frame, they will appear to be DC components. This avoids the
requirement of separate band-pass filters to separate the components, as is the case
where only the synchronous reference frame is applied to calculate these components.
The magnitude and phase angle of positive and negative sequence components and
injected voltage are calculated with the help of (4.19) to (4.22). An appropriate voltage
to be injected is calculated as explained previously based on the magnitude of positive
and negative components.

ªV º
ªVdp º 2 ª sin(ωt) sin(ωt - 2π/3) sin(ωt + 2π/3) º « a »
« »= «
» «Vb »
¬«Vqp ¼» 3 ¬cos(ωt) cos(ωt - 2π/3) cos(ωt + 2π/3) ¼ «V »
¬ c¼
ªVa º
ªVdn º 2 ª sin(ωt) sin(ωt + 2π/3) sin(ωt − 2π/3) º « »
«V » = «
» «Vb »
¬ qn ¼ 3 ¬cos(ωt) cos(ωt + 2π/3) cos(ωt − 2π/3)¼ «V »
¬ c¼
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(4.16)

(4.17)

Vd , q , pos , neg =

1 T
³ Vdp , qp , dn, qn dt
T t −T

(4.18)

V pos , neg = Vdpos ,neg + Vqpos ,neg
2

§V
∠ pos ,neg = tan -1 ¨ qpos ,neg
¨V
© dpos ,neg

§ Vqpos,neg
∠ pos,neg = tan -1 ¨
¨V
© dpos,neg

·
¸
¸
¹

·
¸+π
¸
¹

2

(4.19)

if Vdpos,neg >0

if Vdpos,neg <0

Vinj = Vref − V pos ∠ pos − V neg ∠ neg

(4.20)

(4.21)

(4.22)

The calculated value of Vinj is the ideal voltage to be injected at the series coupling
transformer terminals (Fig. 3.1) to perform the required voltage correction. Since an
open loop feed forward control has been designed, calculated Vinj does not take into
account the losses that can occur in the inductive and resistive components of the series
low pass filter (Fig 3.1) applied to filter the switching noise. The loss components can
be calculated using equation (4.23) with the knowledge of the current flowing through
the power system side of the injection transformer and the parameters of the filter. The
three phase currents on the power system side are transformed to delta (inverter) side of
the series coupling transformers and applied in (4.23). A unity power factor, balanced
condition is assumed for the source current while deriving (4.23) which is valid for a
UPQC case. The filter capacitance is neglected in the loss calculation, since it has little
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effect at the power frequency. The loss component of (4.23) is added with the
calculated injected voltage in (4.22) to compensate for the losses in the filter.

Vloss , a ,b ,c = I s ,a ,b ,c ∠θ ⋅ R filter , a ,b ,c + I s , a ,b ,c ∠θ − 90 ⋅ X filter , a ,b ,c

(4.23)

Finally a voltage transformation given by equation (4.24) is applied to take into account
a ¨ connection of the injection transformer on the inverter side. V¨a,b,c are the voltages
generated at the inverter terminals so that Vinj a,b,c are injected at the power system side
of the transformer.

1 º
ª 2
«
3 »
ªVΔa º « 3
»
«V » = «− 1 1 » ªVinja º
b
Δ
« » « 3 3 » «Vinjb »
¬
¼
2»
¬«VΔc ¼» « 1
−
−
«¬ 3
3 »¼

(4.24)

The control diagram of the SERC is given in Fig. 4.18.
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Vdneg
Moving
Average

Magnitude
And angle

Vqneg

Fig.4. 18 Control Diagram of the SERC
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PWM
Pulses

4.3.1.2 DSP implementation

The flowchart of the SERC program can be seen in Fig. 4.19. The calculations involved
in the different steps are explained in the previous section (4.3.1.1). Different
operations involved in the calculation, such as the moving average and the sine, cos and
atan look-up tables are explained in detail in the SHUC control section. Once the
voltage to be injected is decided, a suitable PWM method has to be implemented to
generate the switching pulses. A Sine-PWM method is applied in the SERC control.

Start
ADC sensing(4.16us)
and offset removal
of sinusoidal waveforms
Positive, Negati ve sequence
magnitude, Phase angle calculation
Vinj calculation (4.11)
Maximum injection
Requirement identification

Vinj<=Vmax

Yes

Inject Vinj

No
Vnegative>=Vmax

Inject maximum negative
sequence component

Yes

No
Vinj calculated with (4.12) to (4.15)

Vloss

PWM generation
6

To level shifting and
gate drive card

Zero crossing and
frequency detection
Update control
variables
Halt

Fig.4. 19 Flowchart of SERC program
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The instantaneous values of the three phase voltages to be injected are written to three
inbuilt comparators, which generate PWM pulses based on the comparison of
instantaneous values with a triangular carrier signal of 18 kHz frequency (This
frequency is adjusted about 18 kHz according to the power frequency variation around
50 Hz, to keep the number of samples constant).

4.3.2 Experimental Results

The steady state and dynamic performance of the SERC is presented in this section.
The tests are carried out at 140 V (Line-Neutral, r.m.s.). The DC link is powered with a
diode bridge rectifier and maintained at 230 V. A 2 kVA R-L load is connected for all
tests. A California Instrument power supply (4500Ls) which is capable of grid
simulation is utilized throughout all the experiments to create voltage sag profiles. All
the waveform measurements are taken with a Tektronix TPS 2024 oscilloscope.

4.3.2.1 Performance under a balanced sag

The phase to neutral voltage of the source is reduced to 90 V r.m.s. from 140 V
r.m.s. to create a balanced sag condition. 50 V r.m.s. is injected from the SERC to
maintain the load voltage constant. The source, injected and load voltages can be seen in
Figures 4.20, 4.21 and 4.22.
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Fig.4. 20 Source voltage during a

Fig.4. 21 Injected voltage during a

balanced sag

balanced sag

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

1div=50V)

1div=50V)

Fig.4. 22 Load voltage during a

Fig.4. 23 Load voltage transients during

balanced sag

balanced sag

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

1div=50V)

1div=50V)

Fig. 4.23 shows the load voltage transients during a voltage sag event. It is compensated
within 2 power cycles.
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4.3.2.2 Performance under an unbalanced sag (100% compensation)

The source, injected and load voltage during an unbalanced sag is shown in Figures
4.24, 4.25 and 4.27.
The a,b,c voltages are Va = 127.3∠0 o ,Vb = 127.3∠ − 90 o ,Vc = 180∠135 o . 26.8%
unbalance (ratio of negative sequence component to positive sequence component) has
been

created.

Since

the

calculated

injected

voltages

are

( Va = 82∠38.7 o ,Vb = 82∠ − 128.7 o ,Vc = 18∠135 o ) within the capability of the SERC, a
100% compensation can be achieved by the SERC. The resulting load voltage can be
seen in Fig. 4.26. Since an open loop feed-forward voltage control is applied, the
voltage compensator slightly deviates from the ideal performance. This is because of the
error that can occur in estimating the losses in the low pass filter (which may not have
exactly identical components in all the three phases). However the results achieved are
well within the power quality standards.

Fig.4. 25 Injected voltage during a

Fig.4. 24 Source voltage during a

unbalanced sag

unbalanced sag

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

1div=50V)

1div=50V)
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Fig.4. 26 Load voltage during an unbalanced sag
(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-1div=50V)

4.3.2.3 Performance under an unbalanced sag (limited compensation)

The results shown in Figures 4.27, 4.28 and 4.29 represent the compensator action
under a limited injection condition. The unbalance voltage profile created is

Va = 63.64∠0 o ,Vb = 63.64∠ − 90o ,Vc = 89.1∠135o . In order to verify the controller
capability, the maximum compensator voltage is limited to 50% of the nominal voltage
(70 V r.m.s. – 99 V peak). The voltage to be injected in phase ‘A’ to compensate up to
100% is 137.6∠21.7 o . Therefore, it is not in the capacity of the compensator to
provide 100% magnitude compensation. Since the negative sequence magnitude (in
phase ‘A’ 18.7∠ − 105 o ) is lower than the maximum limit of the injected voltage, a
perfect voltage balance at the load terminals is restored. The calculated injected
voltages in three phases are Va = 99∠24.4o ,Vb = 99∠ − 114.4 o ,Vc = 69.6∠135o . Figures
4.27, 4.28 and 4.29 show the source, injected and load voltages. It can be observed in
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Fig. 4.29 that the load voltages are balanced to within power quality standards, though
they are not 100% compensated.

Fig.4. 27 Source voltage during a

Fig.4. 28 Injected voltage during a

unbalanced sag and limited injection

unbalanced sag and limited injection

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

1div=50V)

1div=50V)

Fig.4. 29 Load voltage during a unbalanced sag and limited injection
(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-1div=50V)
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4.4

Performance of the UPQC

The UPQC co-ordinated controller was designed by integrating both SHUC and
SERC controllers. The modular fashion of the programs facilitates this integration. It
has to be noted that some of the blocks such as ADC sensing, offset removal, tracking
of positive sequence angle and frequency tracking, are common to both the programs.
The main concern in integrating both the programs is timing required to carry out all the
calculations in real time with a single DSP and timing of different events of two
programs. Often two different DSPs are applied for control of the two compensators of
the UPQC. The timing clash issue of events have been overcome by application of a
single interrupt for all the calculations. However the control process should be compact
enough to fit into the ISR, which can generate a considerably high switching frequency
for the devices. Low switching frequencies can result in low frequency noise in the
power signals, which requires passive elements of higher values to be applied in the
device to filter the switching noise. When a hysteresis current controller is applied, a
band of switching frequencies are introduced, so, it is necessary to keep the average of
the band as high as possible for effective filtering of the switching noise. A switching
frequency in the range of 10-20 kHz for a power conditioning device is mentioned in
[19]. For the prototype UPQC it was decided to design an ISR with a 18 kHz switching
frequency. The timing diagram and the flowchart of the UPQC controller can be seen in
Fig. 4.30 and 4.31. The total time consumed by the control process is around 40ȝs. This
was experimentally measured by toggling a GPIO bit at the beginning and end of the
control process. It is well within the available time limit of 55.55ȝs imposed by the ISR.
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Timer 1 of EVA

ADC EOC

ADC EOC
ADC SOC

ADC SOC

4.16ȝs

40ȝs
55.55ȝs

Start of
control process

End of
control process

Fig.4. 30 Timing diagram of control of UPQC

Start
ADC sensing(4.16us)
and offset removal
of sinusoidal waveforms
DC link over-voltage protection
6

Switching for SHUC
Positive, negative sequence
magnitude, phase angle calculation
Z-1

Reference waveform generation
Voltage sag detection Vinj calculation
6

Switching for SERC

DC link voltage control (PI controller)
Current reference and
hyst. band generation
Zero crossing and
frequency detection
Update control
variables

Power Drive Protection
Hardware Interrupt (PDPINT)

Halt

Fig.4. 31 Flowchart of UPQC control
96

The control blocks of the flowchart are already described individually in the SHUC and
the SERC control sections. The occurrence of a DC link over-voltage (set at 450 V) or
the Power Drive Protection Interrupt (PDPINT) will result in disabling of the switching
pulses immediately.

4.4.1 Experimental results

The photographs of the UPQC cabinet and the experimental set up are provided in
Appendix A.6. The laboratory test results of the prototype UPQC are presented here.
The tests were carried out at 133 V r.m.s. Line-Neutral voltage. The load condition is
similar to that explained in section 4.2.2 (Fig. 4.6). The performance of the individual
compensators of the UPQC has already been presented in section 4.2.2 and 4.3.1. The
steady state performance of the SHUC under nominal terminal voltage condition has
been discussed in section 4.2.2. The response of a UPQC will be similar under the
similar load condition since the SERC will be idle under such condition. Hence in this
section it is important to demonstrate the action of two compensators together under
voltage sag conditions.
A voltage sag to 60% is created in the source (i.e. the source voltage reduced from
133 V r.m.s., Line-Neutral to 80 V). 100% compensation is provided by the UPQC to
maintain the load terminal voltage constant. The source, injected and load voltages can
be seen in Figures 4.32, 4.33 and 4.34 respectively. The switching ripple due to the
hysteresis controller of the SHUC causes ripple in the source and load voltage. However
the THD measured are 1.5% and 2.3% for source and load voltages respectively which
are within the limit specified in the IEEE 519-1992 standard. ‘A’ phase source voltage
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and source current can be seen in Fig. 4.35. They are in phase, indicating a unity power
factor condition at the load terminals.

Fig.4. 32 Source voltage under 60%

Fig.4. 33 Injected voltage under 60%

balanced sag

balanced sag

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

1div=50V)

1div=50V)

When the voltage sag occurs, an appropriate voltage is injected by the SERC to
maintain the load voltage at a predetermined value. During a balanced voltage sag the
voltage injected by the SERC will be in phase with the source and load voltage by
consuming a proportional active power from the DC link. The DC link voltage which is
self supported by the UPQC must be restored back to the nominal value (350 V).
Therefore the SHUC draws a proportional active current during a voltage sag to
maintain the DC link voltage. The new source current magnitude required during a
voltage sag is determined by the PI controller.
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Source voltage

Source current

Fig.4. 34 Load voltage under 60%

Fig.4. 35 Source voltage and current of

balanced sag

‘A’ phase

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

(x-axis-1div=5ms, y-axis-ch1-1div=50V,

1div=50V)

ch2-1div=20A)

The source current before and during the voltage sag can be seen in Fig. 4.36 and 4.37
(1 A (peak) corresponds to 33 mV (peak)). The THD of source current in Fig. 4.36 and
4.37 are 4.45% and 2.8% respectively. The source, load and injected voltages are in
phase with each other because of in-phase injection. This can be seen in Fig. 4.38.

Fig.4. 36 Source current before voltage

Fig.4. 37 Source current during voltage

sag

sag

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-

1div=500mv)

1div=500mv)
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Load voltage
Source voltage

Injected voltage

Fig.4. 38 Source, load and injected voltage
(x-axis-1div=5ms, y-axis-ch1,ch2,ch3-1div=50V)

The DC link voltage transients during voltage sag occurrence and clearance can be
seen in Figures 4.39 and 4.40.

DC link voltage

DC link voltage

Source voltage
Source voltage

Fig.4. 39 Source and DC link voltage

Fig.4. 40 Source and DC link voltage

during occurrence of the sag

during clearance of the sag

(x-axis-1div=5ms, y-axis-ch1-

(x-axis-1div=5ms, y-axis-ch1-

1div=50V,ch3-1div=100V)

1div=50V,ch3-1div=100V)
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When the voltage sag occurs the voltage compensation action of the SERC reduces the
DC link voltage momentarily. But with the action of the PI controller, the DC link
voltage is restored within 6 power cycles. When the voltage sag is cleared, the excessive
power drawn from the source by the SHUC is dumped in to the DC link and increases
the DC link voltage momentarily, which is restored by the PI controller.

4.5

Conclusions

The details on the design of digital controller for the prototype UPQC is presented in
this Chapter. The control systems of the two compensators of the UPQC are designed in
a modular fashion. The individual and the co-ordinated control performances of the
UPQC are demonstrated.
A source current mode of control which is based on average DC link voltage
control has been implemented for the SHUC. The controller is capable of working
under source voltage and load unbalance situations since positive sequence of the
source voltage is extracted to generate the current reference. A unity power factor
sinusoidal current condition is imposed at the point of connection by the controller. The
details of the DSP implementation are provided. The compactness of the control and its
flexibility to work under all load current and source voltage circumstances makes it a
very attractive choice to implement in a DSP. THD of the source current is improved
from 15.8% to 4.45% (8% limit is recommended by IEEE standard 519-1992) with the
implemented digital controller of the SHUC.
A sequence analysis based voltage controller under a restricted voltage injection
capability (50% of the supply voltage) is proposed for the SERC. The control
determines the maximum possible positive sequence injection within the capacity of the
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compensator to achieve a balanced voltage condition at the load terminals. Even if the
voltage capability of the SERC is limited by its rating, it may be decided by some other
governing factors such as cost of the equipment, and/or over all UPQC rating. The
advantage of the scheme is that under most of the practical cases of unbalance, the
SERC controller is able to compensate the unbalance (provided, the rating of the SERC
is higher than the possible negative sequence magnitude under any unbalance
condition). Three case studies are provided to demonstrate the performance of the
controller. The case study provided in Section 4.3.2.3 demonstrates the voltage
balancing capability of the controller during an unbalance voltage sag, under limited
(50%) rating of the SERC.
Finally the co-ordinated controller for the UPQC is presented. The controller is applied
with a single DSP and timing clashes of the two controllers is overcome by applying
only one ISR for both the controllers. Both hardware and software overvoltage and
overcurrent protection is applied for the laboratory prototype of the UPQC. The test
results for the device is presented which are found to be satisfactory and well within the
power quality standards recommended by IEEE standard 519-1992.
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5. Application of the UPQC to Integrate Fixed Speed Wind
Generators to Grid
5.1

Introduction

The maximum wind generation of the Republic of Ireland was recorded to be 770
MW on 10th September 2008 where as the peak power demand here was 4906 MW on
18th December 2007 [73]. The wind capacity is expected to increase beyond 1000 MW
by the end of 2008. In the past, during a network fault or a sudden drop in frequency,
wind turbines were tripped off the system. This tripping can cause serious problems for
the system security and can lead to large generation deficiency as wind energy
penetration level increases. This issue has resulted in a revision of Grid Codes for wind
generators by the Transmission System Operator (TSO) in the Republic of Ireland [74].
Similar changes have occurred in other countries with significant installed wind
generation capacity. The ability of wind generation to remain connected to the grid in
the event of system faults and dynamic reactive power compensation are two aspects of
grid integration, which have received particular attention. The wind driven, Fixed Speed
Induction Generator (FSIG) on its own fails to fulfill these requirements of grid
integration. Generally an external active or a passive compensating device is used with
the FSIG to tackle these problems. In this chapter, the application of a UPQC for
achieving a grid code compliant FSIG is investigated. A detailed simulation based
analysis has been carried out to investigate the suitability of the application of a UPQC
both under balanced and unbalanced grid side fault conditions. The performance of the
UPQC in relation to fault ride through capability improvement has been compared with
a STATCOM, which is widely applied today for the same purpose.
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5.2

Irish grid code requirements for wind generators

In the Republic of Ireland, the TSO released a new Grid Code in relation to wind
energy in July 2004. The key points of Irish grid code for wind are listed here [74]:
•

The generator must stay connected to the grid when a voltage sag profile shown
in Fig. 5.1 is experienced at the high voltage terminals of the grid connection
transformer.

Fig.5. 1 Fault ride through capability of a wind generator under Irish grid code [74]

•

During the voltage dip, the generator must provide the active power to the grid
at least proportional to the retained voltage and maximise the reactive current at
least until 600 ms or until clearance of the voltage sag

•

Within 1 second of clearance of the sag, a wind generator must provide at least
90% of the available real power.

•

The power factor, reactive power generation/consumption and terminal voltage
at the wind generator connection point must be regulated.
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•

The wind generator must continue to work normally under a slight frequency
variation (49.5 Hz to 50.5 Hz).

5.3

Analysis of low voltage ride through of FSIG and Available
solutions

The FSIG is an established technology in the field of wind generation. 23% of the
wind generators operating worldwide are of FSIG type [75]. However, the provision of
reactive power compensation and ensuring the fault ride through capability for this type
of generator is a challenging task. Whenever a fault occurs in the power system, a
voltage sag of varying depth is experienced at the machine terminals. This is
accompanied by a significant reactive power requirement from the connecting power
system. As the FSIG is a reactive power sink, it needs an external device to fulfill its
reactive power requirement even during normal operating conditions. The mismatch in
the electrical and mechanical torque during the sag period causes over-speeding of the
machine. The limit of stability of the machine is reached once the slip approaches its
critical value. In this situation, the generator fails to build its terminal voltage and it will
be tripped by the under-voltage or over-speed relays [49,76]. This can be explained with
the characteristic curves of a 2 MW generator shown in Fig.5.2. The reactive power
demand (Q1,2), electrical torque (Te1,2,3), mechanical torque (Tm) and real power
(P1,2) can be seen in the Figure at different terminal voltage levels. The operating point
‘a’ in the figure is when the generator terminal voltage is 100% (1 p.u., 11 kV is the
base value) and is delivering the nominal power (1 p.u., 2 MVA is the base value) to the
grid. When a grid side fault occurs, it results in a generator terminal voltage of 0.8 p.u.,
the operating point moves to ‘b’ and then to ‘c’ gradually. The point ‘c’ is a stable
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operating point. The mechanical and electrical torques are matched at this point and the
nominal power is delivered to the grid at the cost of increased reactive power demand. If
the reactive power is not compensated locally, the generator terminal voltage will
further deteriorate because of the losses due to higher currents in the transmission lines.
This can lead to a shift of the operating point towards the unstable region. If the grid
side fault results in a generator terminal voltage with a torque-speed characteristics Te3,
the generator will not be able to establish a stable operating point (no intersection point
between Tm and Te3). Therefore the generator speed continues to increase until the
fault is cleared. This is followed by a higher reactive power demand of the generator,
worsening the terminal voltage condition.

Fig.5. 2 Characteristic curves of a 2 MW generator
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If the fault is cleared at or before point ‘d’ and if the voltage is recovered up to ‘e’ since
the electrical torque is higher than or equal to mechanical torque, the generator speed
reduces to ‘c’ and eventually ‘a’ as the terminal voltage recovery proceeds. However if
the fault is cleared after ‘d’, (for example point ‘f’) the speed continues to increase since
the electrical torque can never match mechanical torque during voltage recovery
process. Therefore point ‘e’ is the critical speed/slip point on Te2 curve. The external
passive/active device applied to aid fault ride through of the FSIG should ideally supply
the reactive power required by the FSIG during and after the clearance of the fault and
should improve the terminal voltage such that the operating point moves towards the
stable region (towards left of the critical slip point ‘e’) on the torque-speed curve.
The application of fixed capacitors, SVC [44] and STATCOM [45-48] have been
reported in the literature for the fault ride through enhancement and reactive power
compensation of fixed speed generators. In [45,46] the Grid Code of Great Britain is
considered in which the generator has to remain connected to the power system for at
least 140 ms when the voltage on the high voltage side of the transmission system is
zero. [47,48] are based on the Spanish Grid Code, where the generator has to remain
connected to the power system at least until 500 ms after the occurrence of a fault
during which the PCC voltage is 20% of the nominal value. Based on the above
mentioned criteria, STATCOM ratings in previous work range from 0.3 p.u. to 1 p.u. In
[48] the transient overload capacity of a STATCOM is 1.1 p.u. (15 MVA is the steady
state capability) for 1 sec. But the STATCOM is aided with Mechanically Switched
Capacitors (MSC). The longer the period of the grid code requirement for low voltage
operation, the higher will be the increase in the machine speed and the higher will be
the reactive power required to establish pre-fault operating conditions after the fault
clearance. This calls for higher rating of power electronic equipment such as
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STATCOM when applied to aid fault ride through capability. Also, the STATCOM
rating designed for some particular grid codes pose an upper limit of critical clearance
time of fault beyond which the device fails to help FSIG to achieve fault ride through.
For instance in [45], for the system considered, the application of a 1 p.u. (60 MVA is
the base value) STATCOM allows the critical clearance time of fault to be 225 ms. In
[40] application of a 1 p.u. (on a 2 MVA base value) STATCOM with battery energy
storage and breaker resistor allows 621 ms of critical clearance time. It is to be noted
that the performance of wind generators during grid voltage sag will be dependent on
network parameters (primarily short circuit level). That will influence the connected
STATCOM rating. The published literature used grid codes of different countries and
various network parameters, which are not identical to each other. Hence a common
code and a standard network is not available. Therefore in this chapter, Irish grid code
and typical transmission network parameters are considered.
The fault ride through voltage profile imposed by the Irish grid is given in previous
section. The duration, for which the generation must stay connected during any fault,
which has resulted in up to 15% of the nominal voltage at the HV side of grid
connected transformer, is 625 ms. In this chapter it will be shown that to comply with
the Irish grid code, instead of connecting a STATCOM of higher rating, if the voltage
control and reactive power control are shared by the two compensators of a UPQC,
(one in series and one in shunt) the performance of the overall system will be superior.
The generator terminal voltage compensation helps to re-establish a stable operating
point during the fault, like point ‘a’ or ‘c’ shown in Fig. 5.2. depending on the level of
voltage restoration. The advantages of connecting a UPQC instead of a STATCOM are:
•

indefinitely long critical clearance time of the fault
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•

100% real power transfer even under fault condition when the sag
experienced is low.

5.4

Simulation model

A simulation-based analysis is carried out on the system shown in Fig. 5.3. The
behavior of the system in the presence of a UPQC and a STATCOM are simulated. The
UPQC is a combination of Dynamic Voltage Restorer (DVR) and DistributionSTATCOM (D-STATCOM) [9]. Therefore it is possible to model or operate this device
either in a coordinated fashion or as individual devices. When the switch SW1 is open,
the UPQC model is active. The closure of switch SW1 puts series compensator (SERC)
of the UPQC which acts as a DVR in disabled mode and only the shunt compensator
(SHUC), which is similar to a D-STATCOM in VAR control mode, is active. A
switched resistive bank (RBR) is employed to divert the real power during deep voltage
sags. The system is modelled in MATLAB/Simulink. The higher order harmonics
generated by voltage-sourced converters are outside the bandwidth of significance in the
simulation study.
UPQC
Grid Bus

PCC
ZL

M

SERC
SW1

F

Fault

FSIG

Grid connection
transformer
132kV:11kV

LSHUC
C

11kV:690V
RBR

SHUC/
STATCOM

Fig.5. 3 Model configuration
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PFC

Therefore these devices can be replaced by simple voltage sources producing the same
average voltage over one cycle of the switching frequency as it is done in [77].
Therefore, a dynamic phasor simulation method has been deemed appropriate for
system modelling. The simulation model developed in MATLAB-simulink has been
given in Appendix A.7.

5.4.1 Network and Machine model

The network and the machine model are built with the standard blocks available in
the SimPowerSystem toolbox of MATLAB/Simulink.

The asynchronous machine

block is considered, which can run both as a motor and a generator based on the
convention of the mechanical torque. The mechanical system associated with the wind
generator, such as turbine, pitch control and gear box are not modelled in the simulation
study considered here because, the purpose of the work is to evaluate the performance
of the UPQC applied to the system from power system point of view. The capacity of
the wind turbine is considered to be 2 MW. The parameters of the machine are
provided in Table 5.1. The Power Factor Capacitor (PFC) provides 50% of the reactive
power required by the generator at 100% power output. A double line network is
considered here with a X/R ratio of 10. X and R values are typically chosen such that
the short circuit capacity at machine terminals is 20 MVA. Clearly the fault level at the
PCC will have significant effect on the ability of the generator to ride through the fault.
The lower the fault level, the less likely will be the ability of the generator to ride
through. However, rather than investigating the effect of the fault level on the ride
through capability, a specific level of voltage sag is used to characterize the severity of
the fault. This is done so that the investigation can be compared with the typical
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requirement of the grid code. Moving the fault point F on one of the transmission lines
simulates balanced faults of varying severity at the PCC bus. A Line to ground fault (LG) is created by ground connection of ‘A’ phase at point F.
Table 5. 1 FSIG parameters
Parameter

Value

Base voltage

690 V

Base Power

2 MW

Stator resistance (Rs)

0.00486 p.u.

Rotor resistance (Rr)

0.00547 p.u.

Stator reactance (Xls)

0.0919 p.u.

Rotor reactance (Xlr)

0.099 p.u.

Magnetising reactance (Xm)

3.93 p.u.

Lumped inertia constant (H)

3.5 s

Power Factor Capacitor (PFC)

3.34 p.u.

Slip

-0.006

5.4.2 UPQC model
5.4.2.1 SHUC/STATCOM model

The SHUC/ STATCOM is controlled to maintain unity power factor at the PCC and
DC link voltage at a constant value. The converter is modelled as a current controlled
voltage source as in [78,79]. The measured values of different currents and voltages are
converted to direct and quadrature axis components taking the PCC bus voltage as the
reference. The direct current component (ISHUCd) of SHUC/STATCOM is controlled to
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maintain the DC link voltage at a constant value. The quadrature current component
(ISHUCq) is responsible for reactive power control at the PCC. The PI block in DC link
controller provides the necessary direct reference current based on the difference in
measured and set value of the DC link voltage. The measured source current Is is
converted to direct and quadrature components in the abc to dq block of the control. To
maintain unity power factor at the PCC, QPCCREF and hence the quadrature component
of source current ISq has to be zero. The PI block in the reactive power controller
generates a necessary quadrature current reference based on the measured ISq
component, which in the ideal condition must be zero. The PI controllers applied in
the SHUC/STATCOM current controller generates the necessary voltage at the shunt
converter terminals based on the reference and the measured shunt currents. The
control blocks are presented in Fig.5.4. The interface inductance (LSHUC) applied in the
model is 0.13 p.u. (base voltage-11 kV, base power 2 MVA).

VPCC a,b,c

PLL

ș

d,q

Va,b,c
Ia,b,c
VDCREF
VDC

DC Link
Controller
(PI)

Id,q

a,b,c

ISHUC
ISHUCdREF

Reactive Power
Controller (PI)

Power
Calculation

PSHUC

ISHUCd
ISHUCqREF

QPCCREF
QMeasured

Vd,q

SHUC/STATCOM
Current Controller
(PI)

VSHUC

ISHUCq

Fig.5. 4 SHUC control

5.4.2.2 SERC model

The SERC is controlled to maintain the voltage at a predetermined value (M bus
voltage in Fig. 5.3) which is similar to a Dynamic Voltage Restorer (DVR). A feed112

forward control is applied to achieve this. The post-fault positive sequence component
is utilized to generate the balanced three phase reference. The PCC voltage is compared
to the reference value. Any deviation of the PCC voltage from the reference value will
result in a appropriate voltage injection by the SERC to maintain the M bus voltage at
the reference value. The SERC control is shown in Fig. 5.5.

ISERC
VPCC

Positive, Negative, Vpos,Neg,Zero
zero sequence

Voltage
Controller

Power
Calculation

PSERC

VSERC

VREF Pos,Neg,Zero

Fig.5. 5 SERC control

5.4.2.3 DC Link model

The DC link model is designed on the basis of AC power balance [78,79] is shown
in Fig. 5.6. The overall power balance of the UPQC is maintained through the DC link
capacitor. When a voltage sag is addressed by the SERC, the real power proportional to
the voltage injected is absorbed by the DC link. The DC link voltage controller of the
SHUC/STATCOM in the case of UPQC mode of operation ensures that this power is
injected back into the power system thereby maintaining a constant DC link voltage.
Therefore, the overall real power absorbed or injected by the UPQC is null.
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³

VDC

Fig.5. 6 DC link model
In the case of STATCOM mode of operation, only the reactive power transfer has to be
achieved through the shunt converter (other than the real component of current drawn
to maintain the DC link voltage at a constant value to compensate for losses). The value
of the capacitor applied in the model is 4000 ȝF.

5.4.2.4 Braking resistor model

During deeper voltage sags, real power exchanged between the UPQC and the
network will be extremely high. This would result in a very high rating of the
converters. In order to limit the rating of converters, a switched resistor bank (RBR) is
applied to divert the real power. They are modelled with the resistor blocks available in
the SimPowerSystem tool box and controllable switches. Its connection and
disconnection from the network is controlled by the voltage sag measurement in the
UPQC case and by terminal voltage (M Bus) measurement in the STATCOM case. The
power diverted by the resistive circuit should be directly proportional to the level of
voltage sag, so that real power proportional to voltage is retained at the grid. For the 2
MW generator case considered here 5 resistors (350 ȍ each) are connected in parallel.
They are switched in groups appropriately based on the measurement of the sag level
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i.e. injected voltage for a UPQC, and measurement of the terminal voltage for a
STATCOM. The control of the braking resistor switches can be seen in Fig. 5.7.

Fig.5. 7 Braking Resistor (RBR) control

The PI controller parameters are shown in Table 5.2. The PI controllers are tuned by
trial and error method. Initially a small value of proportional gain (Kp) is chosen setting
integral gain ((Ki) to zero. Once an acceptable level of performance (in terms of time
and overshoot) of the proportional controller is achieved, integral term is introduced in
small steps to reduce the steady state error to zero. The decoupled control of real and
reactive power helps to fine tune the individual PI controllers applied in the SHUC
controller.

Table 5. 2 Parameters of SHUC PI controllers
PI

Kp

DC link controller

0.04

2.5

Reactive power controller

0.05

1

SHUC/STATCOM current controller

0.1

1
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Ki

5.5

Simulation results

5.5.1 Performance under symmetrical faults

In the first set of studies, the model presented in Fig. 5.3 is considered without
connecting the UPQC. It has to be noted that through out the results section wherever
p.u. or percentage values of power and voltage are specified, the base values are 2 MVA
and 11 kV respectively. The generator is delivering the nominal power to the grid since
mechanical torque is held constant at 1 p.u. A three phase balanced fault occurs at 10
sec and lasts for 500 ms. A voltage sag to 15% is created at the PCC as a result of the
fault (the definition of the voltage sag considered here is in accordance with the IEEE
Std. 1159-1995, voltage sag level corresponds to the voltage remaining at the terminals
where the voltage sag is specified, for instance, sag to 45% corresponds to 45%
remaining voltage). The PCC voltage and the speed are shown in Fig. 5.8. The fact that
the machine becomes unstable and cannot ride through the fault can be seen here. The
machine fails to build its terminal voltage even after the fault is cleared. The electrical
torque of the generator reduces in this scenario. As the mechanical torque remains
constant, the generator accelerates. As a result of this, the generator is required to be
disconnected from the rest of the power system. Fig. 5.8 also shows the flow of active
and reactive power at the PCC. The active power flow is greatly reduced and the
generator draws a significant reactive power from the grid.
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Fig.5. 8 The generator response to a three-phase fault without UPQC

The simulation was repeated with the UPQC connected at the PCC at 5 sec. Fig. 5.9
shows the reactive power support supplied by the SHUC. The VAR drawn by the
generator and the associated grid connection transformer from the grid drops to zero,
after the UPQC takes action. A three phase balanced fault is created at 10 second, which
lasts for 625 ms. As a result of the fault a voltage sag to 15% is created at the PCC. The
time span of the fault is as per the requirement of the Irish grid code for wind
generators. Figures 5.10, 5.11 and 5.12 show the response of the UPQC and the
generator. The voltage sag is sensed by the SERC and the deficit voltage is injected in
phase with the PCC voltage. Thus, the generator does not experience the voltage sag
and the over-speeding of the generator is avoided. The magnitude of the injected voltage
(SERC voltage), PCC voltage and terminal voltage (M bus voltage), generator speed
and power flow at PCC can be observed in Fig. 5.10.
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Fig.5. 9 Reactive power support provided by the SHUC

The real power proportional to the PCC voltage (0.15 p.u.) is supplied to the grid
(according to Irish Grid Code) during the fault condition. 85% of the real power is
diverted through the braking resistor (Fig. 5.11). The variation of electromagnetic
torque during and after the clearance of the fault can be seen Fig. 5.11.The power output
of the generator, power at the PCC and diverted by the braking resistors can be
compared in Fig. 5.11. The corresponding current flow at different parts of the circuit
can be seen in Fig. 5.12. The reactive power demand of the generator remains the same
as the pre-fault value. The role of the UPQC (rating of the UPQC in this application is
found to be 1.61 p.u.) in ensuring the fault ride through of the generator can be well
appreciated in this case study.
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Fig.5. 10 Voltages, generator speed and power flow during a three-phase fault with
UPQC

Fig.5. 11 Generator torque and power flow during a three phase fault with UPQC
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Fig.5. 12 Current response at various parts of circuit during a three phase fault with
UPQC

5.5.2 Performance under asymmetrical faults

A Line to Ground (L-G) fault is created at phase ‘A’ in the midpoint of one of the
transmission lines. The resulting voltage magnitude at the PCC can be seen in the first
plot of Fig. 5.13. A 17.5% of unbalance is created as a result of the fault. The
corresponding injected and terminal voltages (M bus) can be also seen in second and
third plots respectively. The sequence analysis based controller reduces the negative
sequence component to zero and boosts the positive sequence component to the nominal
value. Therefore the terminal voltage is balanced and is maintained at its desired level
with the help of the SERC of the UPQC. Thus, the machine can operate in a balanced
mode and reduce the possibility of tripping due to unbalance.
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Fig.5. 13 Voltage profiles during a L-G fault at A phase

The variation in the speed, real and reactive power at the PCC can be seen in Fig. 5.14.
The variation in the speed is negligible in this case. The real power transfer to the grid is
maintained at its nominal value. A unity power factor condition is maintained at the
PCC even under the fault condition.

Fig.5. 14 Generator response during a L-G fault at A phase
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5.5.3 Performance comparison with a STATCOM

The switch SW1 in Fig. 5.3 is closed to put voltage compensator of the
UPQC out of operation. Under this condition the shunt compensator of the UPQC acts
like a STATCOM in VAR control mode. The performance of the STATCOM for the
system shown in Fig. 5.3 is presented in this section. Same fault condition is created as
in section 5.5.1, which creates a voltage sag to 15% at the PCC. The breaker resistor is
operated as in the UPQC case study. The minimum rating of the STATCOM required to
aid fault ride through of the FSIG has been found to be 1.72 p.u. The relevant results are
shown in Fig. 5.15. The reactive power demand of the machine is very high after the
fault is cleared. The STATCOM helps the FSIG to build its terminal voltage, but takes a
longer time to establish the normal operating condition compared to the UPQC. If the
STATCOM rating is reduced further (1.65 p.u.), the generator fails to ride through the
fault. The results can be seen in Fig. 5.16.

Fig.5. 15 Generator response to a three phase fault with STATCOM
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Fig.5. 16 Fault ride through failure of FSIG with lower rated STATCOM

5.6

Conclusions

The application of UPQC in providing additional fault ride through support and VAR
support to the wind driven FSIG has been investigated in this chapter as per Irish Grid
Code requirement. A coordinated controller for the UPQC for the application study has
been developed and has been applied in the phasor simulation of the power system.
It has been demonstrated in the simulation study that, during the normal operation,
SHUC of the UPQC maintains a unity power factor condition at the PCC and when a
voltage sag occurs due to grid side fault the SERC of the UPQC can inject appropriate
deficit voltage to prevent overspeeding of the FSIG and the SHUC of the UPQC
provides additional VAR support required during fault. Indefinitely long critical
clearing time and 100% real power transfer even under fault condition are the greatest
advantages of application of a UPQC over other FACTS devices.

123

The performance of the UPQC is compared to that of a STATCOM in VAR control
mode on same network and FSIG operating condition. The rating requirement of the
STATCOM (1.72 p.u.) is higher than the rating requirement of a UPQC (1.61 p.u.) for
the FSIG to comply with the Irish Grid Code. The UPQC proves to be a potential
solution to the grid integration problems faced by the wind driven FSIG. The UPQC
can also offer a retrofit solution to provide fault ride through capability and voltage
unbalance operation to any existing wind farm with FSIGs.
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6. Rating Requirements of a UPQC for Fixed Speed Wind
Generator Application

6.1

Introduction

The application of a Unified Power Quality Conditioner (UPQC) to overcome the
grid integration problems of the FSIG has been reported in the previous chapter. The
capital cost involved in the installation of a UPQC is higher than any other FACTS
based solution because of its twin inverter structure. The role of the UPQC in
enhancing the fault ride through capability of the generator is investigated under partial
terminal voltage restoration in this chapter. A general principle is presented which
optimises the rating of the individual compensators of the UPQC without
compromising the overall UPQC performance. This ensures the most economical
UPQC design.
Between two configurations of a UPQC, the application of a Right Shunt UPQC
(RS-UPQC) has been reported often in the literature. Application of some control
schemes such as zero real power absorption/injection of UPQC by quadrature injection
of the SERC voltage is made easier in the case of a RS-UPQC and a decoupled control
of reactive power through the SHUC is easier to achieve with this configuration [9]. In
the case where a UPQC is required to compensate for load harmonics and load
unbalance (as would not be required in a fixed speed wind generator application), the
control of a Left Shunt UPQC (LS-UPQC) poses greater challenges than a RS-UPQC.
In a fixed speed wind generator (FSIG) case the focus is on achieving grid code
compliance of the generator, by controlling reactive power at the PCC and aiding fault
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ride through by boosting generator terminal voltage. It is worth exploring the
performance of both configurations in FSIG applications. The performance comparison
of two configurations of a UPQC (RS and LS) is carried out in the simulation both
under full and partial terminal voltage restoration. The rating requirements of the
UPQC for the two configurations are investigated.

6.2

Rating requirement of a UPQC

The fundamental frequency representation of the UPQC can be seen in Fig.6.1.

Vinj∠θ

PCC Is∠θ

IC∠β
VPCC∠θ

SERC

IM∠θ-φ

M

IBR∠θ
VM∠θ
RBR

SHUC

Fig.6. 1 Fundamental frequency representation of a LS-UPQC

The generator side voltage is represented by VM and the generator current by IM. The
PCC bus voltage is represented by VPCC and the voltage injected by the SERC of the
UPQC by Vinj. The voltage is injected in phase with the positive sequence of the
generator side voltage in the case study considered here. The generator side voltage is in
phase with the PCC voltage. The grid current represented by IS is in anti-phase with the
generator side voltage. The current injected from the SHUC of the UPQC is represented
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by IC. The current through the braking resistor whenever it is switched on is represented
by IBR and it will be in phase with the generator terminal voltage. Vector diagrams with
VPCC as the reference for the normal operating condition and voltage sag condition are
represented in Fig. 6.2a and Fig.6.2b respectively. Under normal operating conditions
when the SHUC acts as a reactive power source, the current IC is injected by the SHUC.
During a voltage sag condition, the active power absorbed by the SERC is injected to
the network by the SHUC by injecting additional current IS1. If the IBR component is
present, it will reduce the real power component of the current IM, which flows through
the SERC.

Fig.6. 2 a,b Vector diagram of UPQC under normal and abnormal operation
. The relation

among PCC voltage (VL), intermediate bus voltage (VM) and SERC voltage

(Vinj) is given by:
V M ∠θ = V PCC ∠θ + Vinj ∠θ

(6.1)

If ș is considered as the reference, equation (6.1) can be written as
V M = V PCC + Vinj

(6.2)

The currents can be related to each other by equation (6.3)
I M ∠φ = I S − I C ∠β

(6.3)

Expressing the current in rectangular form gives
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I M cos(φ ) = I S − I C cos β

(6.4)

I M sin (φ ) = − I C sin β = I C′

During normal operation, the Ic cos ȕ= IS1 term is not present. During a voltage sag, the
real power PSERC , absorbed by the SERC is given by

PSERC = Vinj I M cos(φ )

(6.5)

The real power absorbed by the SERC has to be injected by the SHUC to maintain the
power balance in the UPQC, i.e. PSHUC + PSERC = 0 . PSHUC can be written as

PSHUC = VPCC I C cos β

(6.6)

Using equations (6.5) and (6.6) and noting Ic cos ȕ= IS1 the current IS1 can be expressed
as
IS =
1

Vinj * I M cos(φ )

(6.7)

VPCC

The voltage at the terminals of the SHUC converter at any instant is given by equation
(6.8)

G
G
G
VSHUC = VPCC + VZSHUC

(6.8)

G
Where ( VZSHUC ) is the voltage drop across the interfacing inductor of the SHUC. The
VA rating of the UPQC is a combination of the VA rating of the individual
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compensators. The rating of the SHUC is determined by the maximum current handled
by the SHUC IC, and the converter voltage VSHUC. The SHUC current IC depends on the
rating of the generator and the sag level addressed by the SERC. The rating of the
SERC is determined by the grid current IM, (that flows through it) and the injected
voltage Vinj. Therefore VA ratings of the individual compensators can be calculated as
given in equation (6.9)
VASHUC = I C * VSHUC

(6.9)

VASERC = I M * Vinj
During a voltage sag, reactive power requirement of the machine will be partially
catered for by the SERC. Thus to maintain reactive power balance among machine
demand, SHUC and SERC compensation, current IC1 of magnitude IM sin(ĳ), is injected
from the SHUC.

6.2.1 Simulation study

The rating of the UPQC to be installed in a particular wind generation site has to be
decided by considering the generator rating, the sag level and the duration of the fault
to be addressed by the SERC of the UPQC. In the case study considered here, the
UPQC is rated such that a 2 MW FSIG achieves compliance with the Irish grid code.
The simulation study on the power system shown in Fig. 5.3 of Chapter 5 is carried out.
The parameters of the system are given in Section 5.4.1 and 5.4.2 of chapter 5. It has to
be noted that through out the results section wherever p.u. or percentage values of
power and voltage are specified, the base values are 2 MVA and 11 kV respectively.
During a voltage sag, the terminal voltage of the generator does need not be
compensated to 100% to achieve fault ride through. But it is necessary to maintain it at
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a level so that the mismatch in the mechanical and electrical torque is such that the
critical value of the slip is not reached (Fig. 5.2 in Chapter 5). A typical case study to
demonstrate this fact is presented in Fig. 6.3, with a limit placed on the capacity of the
SERC such that the terminal voltage of the generator is compensated up to 70 % of the
nominal value during a three phase fault, which has resulted in a voltage sag to 15 % at
the PCC (0.55 p.u. compensation from the SERC). The over-speeding of the generator
is avoided in spite of reduced terminal voltage operation. The real and reactive power
flow at the PCC can be observed in Fig. 6.3. 15% of the real power is supplied to the
grid, according to the grid code requirement.
The generator achieves the fault ride through and returns to normal operation after
the clearance of the fault within 1 sec. This implies that the rating of the individual
compensators of the UPQC can be limited in order to minimise the overall rating of the
UPQC, without compromising on the desired objective.

Fig.6. 3 Generator response to a three phase fault with limited voltage injection
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6.2.2 VA rating curve

There is obviously a dependency between the rating of the SERC and the SHUC.
Though the reduction in the injected voltage reduces the rating of the SERC, it
increases the rating of the SHUC. This can be explained with the result shown in the
Fig.6.4. The real power flow through the SHUC during 0.85 p.u. and 0.55 p.u.
compensation levels are both the same (real power output at the PCC must be held
constant at 15%). Reactive power output of the SHUC increases with the 0.55 p.u.
compensation from the SERC. The reduced terminal voltage operation of the FSIG
demands higher reactive power upon clearance of the fault to re-establish the pre-fault
operating condition. This concept has been explained with Fig. 5.2 in Chapter 5.

Fig.6. 4 Power flow through SHUC at full and partial voltage compensation

The increase in generator speed is negligible during 0.85 p.u. compensation whereas
there is a 1.5% increase in the speed under 0.55 p.u. compensation. The increased slip
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increases the reactive power demand of the generator when the fault is cleared. This
increases the VA rating of the SHUC, which is operating in VAR control mode. A
typical VA rating curve of the UPQC for voltage sag to 15% is shown in Fig.6.5. It is a
plot of VA rating of the UPQC versus SERC voltage compensation provided. The plot
represents the operating region of the UPQC, where fault ride through is achieved by
the generator. Up to 0.55 p.u. compensation, the reduction in the SERC rating is more
significant than the increase in the SHUC rating. Beyond this point of compensation, the
post-fault reactive power demand becomes higher and increase in the SHUC rating
dominates. Reduced terminal voltage operation is the reason for higher post-fault VAR
demand.

Rating Curve
1.65
1.6

VA (pu)

1.55
1.5
1.45
1.4
1.35
0.4

0.45

0.5

0.55

0.6

0.65

0.7

0.75

0.85

SERC compensation (pu)

Fig.6. 5 VA rating curve of UPQC to compensate during voltage sag to 15% at PCC

Therefore the 0.55 p.u. compensation point (with a UPQC rating of 1.47 p.u.,) is
considered to be the minimum practical rating for a UPQC required for the particular
FSIG under consideration in order to ensure compliance with the Irish grid code. The
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reduction in the overall rating of the UPQC from 100% voltage compensation to 70%
voltage compensation is 10% (i.e. 290 KVA).

6.2.3 100% power transfer during a voltage sag condition

The optimal value of 1.47 p.u. UPQC can provide 0.55 p.u. compensation, which
would bring the generator terminal voltage to 0.7 p.u. during a sag to 15%. In addition
the simulation study and analysis shows that a 1.47 p.u. UPQC allows the generator to
transfer 100% rated power (2 MW) to the PCC when a voltage sag to 55% or lower
occurs. The resistor bank does not have to be switched on in these cases because the
rating of the UPQC is sufficient to transfer the full power. This full power transfer is
an added advantage of the UPQC application compared to other FACTS devices. Fig.
6.6 shows the typical results for a voltage sag to 55%. A three phase fault created at 10
sec results in voltage sag to 55% at the PCC.

Fig.6. 6 Generator response during voltage sag to 55% created by three phase fault
The fault is cleared at 12.2 sec (the Irish grid code time limit at voltage sag to 55% is
1.9 sec). The generator speed returns to the pre- fault value after a short period of
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transience. The real and reactive power flow is similar to the pre-fault condition at the
PCC as the generator terminal voltage is compensated up to 100% during the voltage
sag. For more severe sags, the current rating of the SHUC and SERC will have to be
increased to a higher value if 100% power has to be transferred at PCC. Though this is
technically possible it may not be desirable as the rating is already derived for the worst
case voltage scenario as required by the Grid Code.

6.3

Comparison of right shunt and left shunt UPQC application

The fundamental frequency representation of the RS-UPQC is shown in Fig 6.7. The
same current and voltage notations used in case of Fig. 6.1 can be used for RS-UPQC
after swapping the position of SHUC and SERC.

Vinj∠θ
PCC

IM∠θ-φ

Is∠θ

VPCC∠θ

SERC

IC∠β

M

IBR∠θ
VM∠θ

SHUC

RBR

Fig.6. 7 Fundamental frequency representation of a LS-UPQC

The equations (6.1)-(6.4) hold true for the RS-UPQC case also. However the real and
reactive power equations differ from LS-UPQC. The Real power of SERC and SHUC
for a RS-UPQC are given by equations (6.10) and (6.11).
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PSERC = Vinj I S

(6.10)

PSHUC = VM I C cos β

(6.11)

Therefore real power component Ic cos ȕ= IS1 of the SHUC in this case can be given by
equation (6.12)
IS =
1

Vinj * I S

(6.12)

VM

The voltage at the SHUC converter terminals can be given by equation (6.13)

G
G
G
VSHUC = VM + VZSHUC

(6.13)

The VA rating of the SHUC and the SERC can be calculated as given in equation (6.14)
VASHUC = I C * VSHUC

(6.14)

VASERC = I S * Vinj
The SERC of RS-UPQC does not contribute any reactive power since the injected
voltage is in phase with the grid current. The current rating of the SERC will be higher
in the RS-configuration compared to LS-configuration because the SERC carries the
grid current (IS) which is increased by IS1 component to maintain the power balance
between the M bus and PCC.

6.3.1 Simulation results

The powers, currents and voltage distribution of a RS/LS-UPQC can be explained
with a numerical example. The generator is supplying nominal power (1 p.u.), at
nominal voltage (1 p.u.) and nominal current (1 p.u.) at a power factor of 0.85. A
voltage sag to 15% occurs at the PCC. The Table 6.1 provides the numerical values of
power, currents and voltages under voltage sag condition without and with braking
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resistor. All the values are in p.u. The VA loading of the UPQC under sag condition,
which can be calculated with P and Q of SHUC and SERC, is much higher for a RSUPQC case, and this can be observed in the table. The power transfer between the
SHUC and SERC during a severe sag such as 15% can lead to a extremely high rating
of the UPQC, if the braking resistor is not applied to divert the real power.

Table 6. 1 Powers, currents and voltages of RS and LS UPQCs with and without
braking resistor during steady state condition under voltage sag to 15%

Without Braking resistor

With Braking resistor

Parameter

RS-UPQC

LS-UPQC

RS-UPQC

LS-UPQC

VPCC

0.15∠0°

0.15∠0°

0.15∠0°

0.15∠0°

VM

1∠0°

1∠0°

1∠0°
0.85∠0°

1∠0°

Vinj

0.85∠0°

0.85∠0°

0.85∠0°

PPCC

1

1

0.15

0.15

PM

1

1

1

1

PSERC=PSHUC

5.67

0.85

0.85

0.1275

QM

0.619

0.619

0.619

0.619

QSERC

0

0.5265

0

0.5265

QSHUC

0.619

0.093

0.619

0.093

IM

1.176∠ − 148°

1.176∠ − 148° 0.6374∠ − 104°

Is

6.67∠ − 180°

6.67∠ − 180°

1∠ − 180°

1∠ − 180°

I1C

0.619∠90°

0.619∠90°

0.619∠90°

0.619∠90°

I1S

5.67∠ − 180°

5.67∠ − 180°

0.85∠ − 180°

0.85∠ − 180°

136

0.6374∠ − 104°

The simulation study on the power system shown in Fig. 5.3 of Chapter 5 is carried
out. The parameters of the system are given in Section 5.4.1 and 5.4.2 of Chapter 5.
The UPQC model is modified appropriately by swapping the positions of SHUC and
SERC to apply the RS configuration. A three phase fault is created at 10 sec which lasts
for 625 ms similar to the case explained in Section 5.5.1 of Chapter 5. The generator
response during application of a RS-UPQC can be seen in Fig. 6.8. From the
performance point of view both RS and LS UPQC configurations behave the same for
wind generation application (LS-UPQC results are presented in Fig. 5.10 of chapter 5).

Fig.6. 8 Generator response during voltage sag to 15% created by
three phase fault with RS-UPQC

However the active and reactive power handled by the SHUC and the SERC, which
determines the rating of the UPQC, differs. Figures 6.9 and 6.10 represent the real and
reactive power handled by the LS and RS UPQC respectively under a voltage sag to
55% at the PCC. The active power consumed by the SERC is generated by the SHUC to
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maintain the real power balance in both configurations. In the case of a LS-UPQC the
active and reactive power handled by the SERC is a function of injected voltage and
generator current. The active power consumed by the SERC is a function of the injected
voltage and the grid current in a RS-UPQC. The reactive power requirement of the
generator is partially catered for by the SERC under LS configuration. Since the grid
current is in anti-phase with the injected voltage, the SERC do not contribute to reactive
power requirement of the generator in RS configuration. Since the magnitude of the
generator current is much smaller compared to grid current magnitude, the VA loading
of the UPQC compensators in case of a LS configuration is lower than the RS
configuration.

Fig.6. 9 Real and reactive power of LS-UPQC
(100% voltage compensation during voltage sag to 55%)
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Fig.6. 10 Real and reactive power of RS-UPQC
(100% voltage compensation during voltage sag to 55%)

6.3.2 VA Rating comparison of RS and LS UPQCs

The critical factors which determine the ability of the UPQC to enhance the ridethrough capability of the generator are: the characteristics and rating of the generation
capacity, the location of the fault and hence the severity of the voltage sag, the rating
and the control strategy of the UPQC. The rating of the UPQC is function of peak
injection voltage of the SERC and maximum current of the SHUC. To determine a
suitable rating of the UPQC for the installed WG capacity, various case studies were
performed with LS and RS UPQCs. Fig. 6.11 shows the rating of the LS-UPQC and
RS-UPQC at different levels of SERC compensation for a voltage sag at PCC to 15%.
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Fig.6. 11 VA rating curves of RS and LS UPQC to 15% sag at PCC

With the coordinated operation of the SHUC and the SERC the minimum rating of the
UPQC required are 1.52 p.u. for RS and 1.47 p.u. for LS configuration under partial
voltage restoration. If the UPQC tries to restore the PCC voltage to 100%, the rating of
RS and LS configurations are 1.65 and 1.61 respectively. In any case the LS
configuration of the UPQC is more economical compared to RS configuration.
Therefore a rating reduction of 100 kVA (at the minimum points on the VA rating
curves) can be achieved by the choice of LS configuration over RS configuration for the
2 MW FSIG application.
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6.4

Conclusions

An extensive simulation study has been presented in this chapter to demonstrate the
enhanced fault ride through capability of the fixed speed wind generator in the presence
of the RS/LS-UPQC. The generator performance under full and partial terminal voltage
restoration by UPQC is demonstrated. It has been shown through simulation that the
necessary and sufficient condition for the generator to achieve fault ride through is to
maintain the generator terminal voltage at a level such that the critical value of the slip
is not reached during the rotor acceleration. Also reactive power compensation with
good transient response is necessary. It is also found out in the simulation study and
analysis that the application of a braking resistor is necessary to reduce the rating
requirements of a UPQC for the FSIG application. From the system point of view the
performance of the RS and LS-UPQC in wind generation applications do not differ.
However the LS configuration of the UPQC has been found to be more economical.
Therefore, an intelligent optimised control strategy can reduce the rating of the installed
UPQC significantly without compromising on the desired performance objectives as
identified by the grid codes.
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7. Application of a UPQC to Variable Speed Wind Generator
(UPQC-WG)

7.1

Introduction

Fifty percent of wind generators installed worldwide are Doubly Fed Induction
Generators (DFIG) [75]. They are preferred over fixed speed generators for several
reasons including efficient energy capture from wind, reduced stress on the turbine and
decoupled control over real and reactive power output [51-53]. A conventional DFIG
consists of a wound rotor induction machine with two back to back connected
converters in parallel to the grid, to transfer the power to and from the rotor. The
converters are generally rated in the range of 25 to 30 % of the rating of the machine.
These converters are sensitive to the high voltages and currents that may be induced
during a grid side disturbance. New grid codes for wind, which have been introduced in
recent years in some countries, require that wind generators remain connected to the
grid and assist in achieving fault ride through. This requirement poses the greatest
challenge to DFIG generators since protection of converters under such situations is
crucial. Unless special protection measures are taken, operation of a DFIG under a low
grid voltage condition can cause damage to the converter system of the DFIG [59-62].
Typically a crowbar circuit is connected at the rotor converter to create a short circuit to
protect the rotor side converter from over current and over voltage during a grid side
fault. During a fault the generator works like a fixed speed machine and the grid side
converter is operated like a STATCOM in VAR control mode to assist fault ride
through [63]. Different types of converter protection and fault current limiters are
discussed in [60-62]. In this chapter, a new converter configuration and control system
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is proposed for DFIG. The grid side converter of the DFIG is connected in series with
the stator terminals and controlled to work like a Dynamic Voltage Restorer (DVR)
during grid side faults. The rotor side converter is connected in shunt like a
conventional DFIG. The structure and control of the converters is similar to that of a
UPQC, hence the new generator is referred as UPQC integrated Wind Generator
(UPQC-WG). A similar structure of DFIG has been reported in [61] and [62]. In [62]
there are two converters connected to the grid side of the generator. One of the
converters is connected in shunt like a conventional DFIG. The other converter is
connected in series with the grid and the stator and put into action only during grid side
faults to reduce the fault currents. Under steady state conditions, the structure and
control of the generator is the same as any conventional DFIG. In [61] the series
converter is utilized to perform the power transfer and stator voltage regulation. A four
leg three phase inverter is applied in series with the stator in [61]. The control of DC
link voltage and hence the power transfer and the stator voltage regulation are carried
out by controlling the individual phase voltages. The work has not been reported in
detail and it is important to consider a standard network with a voltage sag profile
corresponding to any standard grid code for investigating the generator performance. In
this chapter a detailed dynamic simulation based analysis of a UPQC-WG connected to
a standard transmission network is carried out. The compliance of the generator with
Irish grid code for wind has been evaluated.

7.2

Structure and working principle of a UPQC-WG

The structure of a UPQC-WG is shown in Fig. 7.1. The structure is similar to a
DFIG except the grid side converter is connected in series with the stator before it is
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connected to the grid through a connection transformer. The rotor side converter
controls the real and reactive power output to the grid according to the maximum power
tracking curve designed for the generator. The grid side converter has two functions.
During steady state operation, it injects an appropriate voltage in-phase with the grid
and the stator voltage in order to transfer appropriate power from the rotor to the grid
through the DC link capacitor, thereby maintaining a constant DC link voltage. During
a grid side fault, depending on the severity of the voltage sag, the grid side converter
injects an appropriate voltage to compensate for any balanced or unbalanced sag and
establishes a stable operating point for the generator. Under any severe voltage sag
condition, when the DC link voltage tends to rise above 1.25 p.u. (on a base value of
1200 V, this value has been chosen as a designers choice), the DC link voltage control
is made ineffective and a chopper circuit is connected in parallel to the DC link
capacitor to clamp the voltage at 1.25 p.u.

Fig.7. 1 Power system with UPQC-WG
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7.3

Simulation study and analysis of a UPQC-WG

7.3.1 Network and machine model

The simulation model of the system shown in Fig. 7.1 has been developed in
SimPowerSystem toolbox of MATLAB Simulink. The wound rotor induction machine
is modelled with the classical dynamic machine equations in vector form given in
equations (7.1)-(7.10) [80]. The real and reactive power can be calculated using
equations (7.11) and (7.12).

v qs = Rs i qs +

ω
1 dψ qs
ψ ds +
ωb
ω b dt

(7.1)

v ds = R s i ds −

ω
1 dψ ds
ψ qs +
ωb
ω b dt

(7.2)

§ ω − ωr
′ = R r i qr
′ + ¨¨
v qr
© ωb

′
·
1 dψ qr
¸¸ψ dr
′ +
ω b dt
¹

(7.3)

§ ω − ωr
′ = R r i dr
′ − ¨¨
v dr
© ωb

′
·
1 dψ dr
¸¸ψ qr
′ +
ω b dt
¹

(7.4)

ψ qs = X ls i qs + X m (i qs + i qr′ )

(7.5)

ψ ds = X ls i ds + X m (i ds + i dr′ )

(7.6)

ψ qr′ = X lr i qr′ + X m (i qs + i qr′ )

(7.7)

ψ dr′ = X lr i dr′ + X m (i ds + i dr′ )

(7.8)

Te = ψ ds i qs − ψ qs i ds

(7.9)

ωr =

1
(Te − Tm ),θ r = ³ ω r .dt
2H

(7.10)

Ps = v ds i ds + v qs i qs

(7.11)

Q s = v qs i ds − v ds i qs

(7.12)
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where Ȧ is the speed of the reference frame, Ȧ b is the base speed (2*ʌ*f, and f=50Hz),
and Ȧ r is the rotor speed. The terms with subscript ‘r’ are rotor parameters, ‘m’ are
mutual parameters and subscript with ‘s’ are stator parameters. In the simulation model,
flux linkages per second (ȥ) are solved by using equations (7.1) to (7.4). The currents in
vector form (i) are solved by using equations (7.5) to (7.8). The real power transferred
to the grid by a UPQC-WG can be given as a summation of power generated in the
stator circuit and rotor circuit as given in equation (7.13). The rotor power, which is slip
dependent, is generated during super-synchronous operation and absorbed during subsynchronous operation.
Pgrid = Pstator − slip * Protor

(7.13)

The machine and network parameters are given in Table 7.1.
Table 7. 1 Machine and network parameters

Parameter

Value

Base voltage

690V

Base Power

2 MW

Stator resistance (Rs)

0.00488 p.u.

Rotor resistance (Rr)

0.00549 p.u.

Stator reactance (Xls)

0.09241 p.u.

Rotor reactance (Xlr)

0.09955 p.u.

Magnetising reactance (Xm)

3.95 p.u.

Lumped inertia constant (H)

3.5 s

DC link capacitor

3000ȝF

Transformer

2.5 MW,690V:11kV, 5%

Short Circuit MVA (at UPQC-

20MVA

WG terminals)
X/R ratio of network

5

146

The optimum power tracking curve of a 2 MW generator given in Fig 7.2 and the
generator parameters given in Table 7.1 are referred from [54]. It has to be noted that
wherever p.u. or percentage values of power and AC voltage are specified, the base
values are 2 MVA and 690 V respectively. The base value for DC voltage measurement
is 1200 V. The relationship between power output, turbine parameters and wind speed is
already explained with equation (2.12) in Chapter 2. An optimum power coefficient has
been defined as Kopt=0.56, which is a function of turbine characteristics and air density.

Kopt ensures that the turbine is at maximum power coefficient (Cpmax). The
electromagnetic torque for low to medium wind speed region is made to vary as the
product of the optimum power coefficient and square of the rotor speed where as the
generator power output is the product of the optimum power coefficient and cube of the
rotor speed ( Popt = K opt * ω r , Topt = K optω r
3

2

). Thus the optimum tip-speed ratio is

maintained in this speed region. At very low and high wind speed regions of the curve,
it is not practical to maintain the maximum power tracking and the rotational speed is
maintained at a constant value. This is due to the limitations imposed by the converter
and because of the mechanical aspects of the wind turbine generator system.

Fig.7. 2 Optimum power tracking of 2 MW DFIG
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The power input to the generator and hence the power output from the generator is held
at the nominal value by pitching of turbine blades, once the speed limit of the turbine is
reached. In this work, the operation of the generator in the variable speed range shown
in Fig 7.2 is demonstrated.
Balanced and unbalanced faults of varying severity are created in the model by
grounding the midpoint of one of the transmission lines though appropriate fault
impedance.

7.3.2 Rotor side converter model

In the model the actual switching of the converters is not represented and an
averaged modelling technique is used [77]. The rotor side converter control is
represented in the block diagram in Fig. 7.3. Qref is set to zero in order to establish a
unity power factor condition at the generator terminals.

Vsa,b,c
ș

d,q
a,b,c

Vds
Vqs

Iqref
Eqn (14)

Ȧr

Qref
Q

Vqs

a,b,c
VIq

+

PI1

-

Iq

+

PI1
Id

VqFF
I
Vd

Idref

+
-

Idr
Iqr

d,q

I qref

Te

Torque control

Ira,b,c
θ −θr

-

PI2

VdFF

+
+

Vqr

θ −θr

+
+ Vdr

Reactive power control

Fig.7. 3 Control of rotor side converter
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a,b,c
d,q

Va,b,c

The d-q vector control is developed based on the stator flux orientation of the voltage
and current vectors, which results in decoupled control of stator side real and reactive
power. The estimation of the stator flux angle is done typically with equations (7.14) to
(7.16) in a stationary reference frame [57,81].

λαs =

³

(V α s − R s i α s ). dt

(7.14)

λ βs =

³

( V β s − R s i β s ). dt

(7.15)

θ = tan −1

λ βs
λα s

(7.16)

The VĮs component is in phase with ‘A’ phase stator voltage and Vȕs is in quadrature to
‘A’ phase stator voltage, provided three phase voltages are balanced and sinusoidal.
Further simplification of (7.14) and (7.15) can be achieved by neglecting the stator
voltage drop. It can be shown that the stator flux angle lags the stator voltage angle by
90º. Therefore the stator voltage angle can be tracked and a 90º shift can be applied to
obtain the stator flux angle as an alternative method [82]. Tracking of the stator voltage
angle can be erroneous during the occurrence of an unbalance in the grid voltage. To
overcome this problem, in this work the angle of positive sequence of the stator
voltages has been tracked and shifted by 90º appropriately.
The transformations applied on the machine equations yield a direct relationship
between the electromagnetic torque and the q-axis rotor current as shown in equation
(7.17) in the stator flux reference frame. Equation (7.17) is derived from equations
(7.1), (7.5) and (7.9). Equation (7.18) is derived from equations (7.1), (7.6) and (7.12).
The stator resistance is neglected while deriving these two equations. The reference
frame speed Ȧ is same as the synchronous speed (Ȧs) since the rotational speed of stator
flux is Ȧs=2*ʌ*fs which is the same as the base speed Ȧb.
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′
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The electromagnetic torque demand based on the measured rotor speed is obtained from
a maximum torque-tracking curve (the maximum torque versus speed curve can be
extracted from the power versus speed curve in Fig. 7.2). The quadrature axis rotor
voltage is calculated in such a way that the quadrature axis rotor current establishes the
electromagnetic torque in the stator. And similarly the transformations applied yield a
direct relationship between the d axis rotor current and the reactive power on the grid
side of the generator as shown in (7.18). A unity power factor condition is imposed
through the proper adjustment of the d axis rotor voltage. The feed forward voltage
terms (VqFF and VdFF ) as given in equations (7.19) and (7.20) are added to assist the PI
controllers in calculating the d and q rotor voltages.
2
·
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ωb º
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Xm
¸idr
¸¸ «¨ X lr + X m −
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(7.20)

The values of the PI controller constants (Kp and Ki ) are provided in Table 7.2. A
similar method of PI controller tuning explained in Section 5.4.2 is followed to establish
the PI controller parameters.

Table 7. 2 PI controller constants used in rotor side converter model
PI

Kp

Ki

Torque control PI1

0.1

0.01

Reactive Power control PI1

100

500

Reactive Power control PI2

0.05

10

7.3.3 Grid side converter model

The grid side converter is controlled to transfer the appropriate power to and from
the DC link capacitor. The variation in the DC link voltage depends on the difference
(imbalance) between the power flow in the rotor and stator converters. Therefore the
DC link voltage is modelled as shown in Fig. 7.4 with the help of the AC side power
difference between the two converters.

A PI controller is used to calculate the

appropriate voltage (Vinj1) to be injected to keep the DC link voltage constant and hence
to transfer the appropriate power during the steady state operation. The output of the PI
controller is limited to 25% of the nominal value of the voltage, for the 20% speed
variation from synchronous speed considered in this work. The injected voltage (Vinj
a,b,c)

of the grid side converter is a combination of feed-forward terms (Vref–Vpositive,

Vnegative, and Vzero) and the output of the PI controller (Vinj1). Under steady state
operation, the feed-forward term is zero. The voltage output of the PI controller is
injected in-phase with the positive sequence voltage of the grid. The stator voltage is the
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vector sum of the grid and the injected voltage. It has to be noted that during the steady
state operation, depending on the speed of the rotor, the stator voltage can be lower or
higher than 1 p.u. During a balanced/unbalanced grid voltage sag condition, feedforward terms (difference between reference voltage and positive sequence, negative
sequence and zero sequence terms) are added to the grid voltage to establish the prefault condition at the stator terminals. During a severe voltage sag, DC link control and
stator terminal voltage control operate simultaneously but can act in opposition to each
other because of different control objectives. The DC link voltage control may fail due
to excessive dumping of real power by the grid side converter, depending on the
severity of the fault.
Vdcmax

Control of
Chopper circuit
DC link model

Gain

Protor_VSI

+

Pgrid_VSI

-

*
/

_
1_
C

Vdc



DC link control

Vdcref
Vdc

+

-

Vinj1
PI

Vsa,b,c

Vref
Vpos

pos,
neg,
zero Vneg
a,b,c
V

+
+

-

zero

+

-

Vinj a,b,c

Terminal voltage control

Fig.7. 4 Control of grid side converter

To prevent this, an additional resistive chopper circuit comes into action to bypass the
additional real power. The chopper operates as soon as the threshold value of DC link
voltage (1.25 p.u.) is reached, and clamps the DC link voltage at that value. In the
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simulation model, the action of the chopper circuit is represented by bypassing of the
power difference between the two converters when Vdc reaches the upper limit
(Vdcmax). Since the upper and lower limit of the PI controller to control DC link voltage
is fixed at ±0.25 p.u., the overall voltage controller always maintains the stator voltage
at least at 75% of the nominal voltage value at any condition. A similar method of PI
controller tuning explained in Section 5.4.2 is followed to establish the PI controller
parameters given in Table 7.3.
Table 7. 3 PI controller constants used in grid side converter model
PI

Kp

Ki

DC link control

0.01

0.1

The simulation model of the UPQC-WG developed in MATLAB-Simulink is
provided in Appendix A.8.

7.3.4 Rating requirements of the converters of a UPQC-WG

The UPQC-WG requires two Voltage Source Converters (VSI) to be connected with
a wound rotor induction machine to facilitate the variable speed operation. The rotor
side converter is connected in shunt and the grid side converter is connected in series to
the stator terminals. Therefore the rotor converter will have to be rated according to the
rating of the turbine-generator system and the speed variation around synchronous
speed similar to that of a DFIG requirement. Therefore, it can be rated at 25 to 30% of
the rating of the generator. However, since the grid side converter is connected in
series, and caters for the grid side voltage sag along with its power transfer function, its
rating depends on the grid current (maximum is 1 p.u.) and the maximum voltage
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injection capability. Therefore, a full rated converter can be the maximum rating
requirement of this converter.

7.4

Simulation results

The performance of the UPQC-WG during the steady state operating condition and
during occurrence of balanced and unbalanced faults are discussed in this section. The
steady state operation of the UPQC-WG under super synchronous and sub synchronous
speed range can be seen in Fig. 7.5.

Fig.7. 5 Super and sub synchronous operation of UPQC-WG
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Fig.7. 6 Reactive power at grid

Fig.7. 7 Voltage injected by grid side

connection of the UPQC-WG

converter

Fig.7. 9 Rotor side converter voltages

Fig.7. 8 Rotor side converter currents

The generator is initialized at synchronous speed at 0 second. At 2 second a mechanical
torque set point of –0.83 p.u. is fed to the generator. According to the maximum power
tracking curve (in Fig. 7.2) a rotor speed of 1 p.u. is established with a grid power
transfer of 1 p.u. The grid power (-1 p.u.) is the combination of rotor (-0.17) and stator
power (-0.83). After 30 seconds a step change in the mechanical input torque from -0.83
p.u. to -0.36 p.u. is made. This results in a new rotor speed of 0.8 p.u. and the transfer of
-0.29 p.u. power to the grid (comprising -0.36 p.u. stator power and 0.07 p.u. rotor
power). The variation of the stator terminal voltage can be seen in the third plot of Fig.
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7.5. For a 20% speed variation around synchronous speed, the stator terminal voltage
varies between 0.84 p.u. to 1.23 p.u. A unity power factor condition is maintained at the
grid connection of the UPQC-WG. The flow of reactive power at that point can be seen
in Fig. 7.6. The voltage injected from the grid side converter can be seen in Fig. 7.7. It
can be observed from Fig 7.5 and 7.7 that the stator terminal voltage is the vector sum
of grid voltage (held constant at 1 p.u. in this case) and grid side converter voltage. The
variation of rotor currents and voltages can be seen in Figures 7.8 and 7.9 respectively.

7.4.1 Performance under symmetrical fault

The performance of the UPQC-WG under balanced and unbalanced grid side faults is
presented here. The machine is operating at a mechanical torque of –0.83 p.u., 1.199
p.u. rotor speed and delivering 1 p.u. power to the grid. A three phase fault is created at
30 seconds by grounding the midpoint on one of the transmission lines through fault
impedance such that a balanced voltage sag to 15% is created at the low voltage side of
grid connection transformer. The sag profile created is in accordance with the Irish Grid
code requirements [74]. The fault is cleared at 30.625 second. The grid side converter
controls the stator terminal voltage to remain at 75% of the nominal value. The
electrical and mechanical torque mismatch is avoided since the pre-fault torque
condition is re-established by the stator. The generator continues to work in the same
fashion as pre-fault condition. The grid voltage, stator voltage and power flow to grid
can be seen in Fig. 7.10. The voltage injected from the grid side converter can be seen in
Fig. 7.11. The injected voltage, which is in phase with the grid and stator terminal
voltage, changes the polarity during the occurrence of a fault because of change in the
control objective as explained in Section 7.3.3. Since the limit of the DC link PI
controller is fixed to ±0.25 p.u., the feed-forward voltage controller maintains the stator
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terminal voltage at 75% of the nominal value under any severe voltage sag such as one
considered here (in p.u. calculation, Vstator=1 p.u.-0.15 p.u.+(-0.25)p.u.+0.15 p.u.=
0.75 p.u., since 1 p.u. is the reference, -0.25 p.u. is the output of PI controller and 0.15
p.u. is the remaining voltage at the stator terminals during a voltage sag to 15%).

Fig.7. 10 Grid side, stator voltages and power flow during a three phase fault, under
super-synchronous operation

Fig.7. 11 Voltage injected from the grid side converter during a three phase fault, under
super-synchronous operation
The generator speed, electrical and mechanical torque and grid current can be seen in
Fig. 7.12. Since a terminal voltage of 100% is not established at the stator, there is a
slight increase in the grid current to maintain the power generated at the pre-fault level.
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Since the generator operating point is re-established, the over-current of rotor converter
is avoided. Therefore, the rotor converter does not have to be disconnected under the
fault condition.

Fig.7. 12 Generator response during three phase fault, under super-synchronous
operation
The rotor voltages, currents and DC link voltage can be seen in Fig. 7.13. Once the grid
side converter acts to restore the stator terminal voltage, the real power proportional to
the injected voltage is dumped in to the DC link capacitor. As a result of this the DC
link voltage starts to rise. The PI controller used to control the DC link average voltage
value at a predetermined level fails to control it once the lower limit set on the PI
controller output is reached (-0.25 p.u.). Under such a situation, the chopper connected
to the DC link comes into action to clamp the DC voltage at the threshold value as soon
as the DC link voltage touches the threshold value. The chopper acts as a by-pass path
for excessive power dissipation. Here a DC voltage threshold value of 1.25 p.u. is set
for the chopper control. The fault ride through achieved by the generator can be well
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appreciated with these results. The same fault condition is repeated in the interval of 4040.625 second for a sub synchronous speed operation.

Fig.7. 13 Rotor voltages, currents and DC link voltage during three phase fault, under
super-synchronous operation

Fig.7. 14 Grid voltage, stator voltage and power flow to grid during three phase fault
under sub-synchronous operation
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The machine is operating at a mechanical torque of –0.45 p.u. and a rotor speed of 0.89
p.u., delivering 0.4 p.u. power to the grid. The grid voltage, stator voltage and power
flow can be seen in Fig. 7.14.The injected voltage from the grid side converter can be
seen in Fig. 7.15.

Fig.7. 15 Voltage injected from the grid side converter during a three phase fault, under
sub-synchronous operation
The generator speed, mechanical and electrical torque and grid current can be seen in
Fig. 7.16. The rotor voltages, currents and DC link voltage can be seen in Fig. 7.17.
Once again, the ability of the generator to achieve fault ride through under subsynchronous operation has been demonstrated through these results.

Fig.7. 16 Generator response during three phase fault, under sub-synchronous operation
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Fig.7. 17 Rotor voltages, currents and DC link voltage during three phase fault, under
sub-synchronous operation

7.4.2 Performance under unsymmetrical fault

An unbalanced grid side fault (Line-Line-Ground fault) is created at 30 seconds and
cleared at 30.625 seconds when machine is operating at –0.83 mechanical torque and
1.199 p.u. rotor speed and delivering 1 p.u. power to the grid. The grid voltage profile,
stator terminal voltage and power flow can be seen in Fig. 7.18. With the sequence
analysis based controller explained in Section 7.3.3, a balanced condition is established
at the stator terminals by injecting appropriate positive, negative and zero sequence
voltages from the grid side converter. The stator terminal voltage is maintained at 75%
of the nominal value under fault condition. Since the DC link voltage reaches the
threshold value, the chopper control is activated and voltage is clamped at 1.25 p.u. The
rotor voltages, currents and DC link voltage can be seen in Fig. 7.19. Again model
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proves the ability of the generator to stay connected to the grid during unbalanced sag
condition.

Fig.7. 18 Grid side voltages, stator voltages and power flow during a L-L-G fault at
phase ‘A’ and ‘B’, under super-synchronous operation

Fig.7. 19 Rotor voltages, currents and DC link voltage during L-L-G fault, under supersynchronous operation
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7.5

Conclusions

A new configuration and control of a Doubly Fed Induction Generator, UPQC-WG
has been proposed and the performance under normal operating condition and severe
grid side fault conditions are presented in this chapter. The controllers for the two back
to back connected converters of the generator have been designed and the effectiveness
of the control has been demonstrated on a 2 MW generator applied in a power system.
The ability of generator to comply by Irish grid code has been demonstrated. The grid
side converter is controlled to restore the stator terminal voltage during a grid side fault
and hence reduces the fault current. Therefore, disconnection of the rotor side converter
will not be necessary during any severe grid side fault.
On the cost aspects, since the UPQC-WG requires at least one full rated converter
(grid side converter connected in series) as compared to 25-30% rated converters of
conventional DFIG, the capital cost of UPQC-WG can be higher than the DFIG.
However a conventional DFIG requires special fault ride through measures and
complicated control for blockage and resynchronization of its converters on occurrence
and clearance of grid side faults. The direct-drive type of generators require two full
rated converters in series with the stator terminals when compared to one full rated and
one partial rated converters requirement of a UPQC-WG. Therefore, the converters
system of a UPQC-WG is more economical when compared to a direct-drive type wind
generator. Also the generator itself in a direct-drive wind turbine generator system is
bulky and expensive when compared to induction machine based wind turbine
generator system such as a UPQC-WG [65]. The results obtained from the simulation
indicate the potential of UPQC-WG configuration of a doubly fed variable speed
generator.
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8. Conclusions

8.1

Contributions of the thesis

This thesis has reported on the development of a prototype three-phase, three-wire,
24 kVA, 400 V, UPQC which can be applied to mitigate various power quality issues in
a distribution system. Also the research work has a major focus on the application of a
UPQC to facilitate the reliable grid integration of wind generators.
The hardware prototype of UPQC has been built in a modular fashion. As a part of
the hardware development, suitable measurement and interface circuits have been
designed and developed. These circuits are applied for measurement of the power
signals and interfacing of these signals to the DSP controller. The circuit also provides
the required over-voltage protection feature to protect sensitive on-chip Analog to
Digital Converters. The performance of the measurement interface card has been
demonstrated both in simulation and experimentation. Also it has been successfully
applied in the operational prototype UPQC.
A suitable DSP controller has been designed and implemented for the UPQC. Both
decoupled and coordinated controls of the UPQC compensators are possible with the
implemented DSP control scheme. A sequence analysis based controller has been
proposed and implemented for the series compensator of the UPQC. It has been
demonstrated that the controller is able to maintain balanced voltage conditions at the
load terminals during any balanced or unbalanced voltage sags even with restricted
rating of the series compensator. A self-sustained DC link has been achieved by
implementation of a constant average DC link voltage mode of control for the shunt
compensator of the UPQC. The grid synchronization has been achieved by a simple
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software-zero crossing detection and use of the timer registers in the DSP.

The

performance of the individual compensators of the UPQC has been demonstrated
separately and also coordinated control has been demonstrated. Experiments have been
carried out to test the performance of the UPQC under various supply voltage and load
conditions. The results obtained were satisfactory and have conformed to the power
quality standards recommended by IEEE standard 519-1992.
The thesis also reports on the investigations carried out on the application of a UPQC
to integrate wind generators to the grid. It has been shown through dynamic simulations
in MATLAB-Simulink that the UPQC can be a potential solution to the grid integration
issues of fixed and variable speed induction machine based wind generators. The
UPQC connected as an interface between a fixed speed wind generator and the grid
fulfils the reactive power requirement of the generator and provides additional fault ride
through capability to the generator. Therefore, a UPQC can be applied as a retrofit unit
to an existing wind generation site to enable the site to meet the new grid code
requirements. A rating minimization technique for the economical installation of the
same has been proposed.
A UPQC integrated Wind Generator (UPQC-WG) has been proposed. Dynamic
simulation in MATLAB-Simulink has been carried out to demonstrate the variable
speed operation capability of this generator. The grid code compliance of a UPQC-WG
has been demonstrated. The fault ride through problems associated with a conventional
DFIG have been overcome with the proposed new configuration.
In simulation studies the UPQC has been shown to be a powerful grid integration
aid for both fixed and variable speed wind generators

165

8.2

Future work

Further research could be carried out in the following areas:

(1) An alternative DSP control could be developed for the UPQC to enhance the
performance of the device. The series compensator control could be modified to
compensate for the supply voltage distortion and injected voltage distortion due
to the dead time of the IGBT switches. Though the hysteresis controller
developed for the shunt compensator is a simple and robust current controller,
the variable switching frequency of the switches, which is obvious because of
the nature of control, poses a filtering problem. A fixed frequency type of
current controller or a voltage mode control of the shunt converter could be
developed to overcome this problem.
(2) The prototype UPQC developed as a part of this research work could be utilized
in the laboratory for future research work in this field. The investigations carried
out on the application of the UPQC for reliable grid integration of the wind
generator has provided valuable insights and a laboratory experimental set-up
could now be realised with greater ease given the simulation experience.
Laboratory experimental set-ups could be developed to demonstrate the UPQC
applications in fixed speed and variable speed wind generators to achieve grid
code compliance and reliable grid integration.
(3) New vector control schemes could be developed for the UPQC-WG to
effectively control the reactive power as a function of voltage and real power
output at the grid connection, and to control the stator terminal voltage variation.
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(4) Investigations could be carried out on the UPQC with an energy storage battery
backed DC link. Such system would function as an Uninterruptible Power
Supply (UPS). The application of the same in the field of renewable generation
such as wind and solar could be investigated.
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A.1 Datasheet of current transducer
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A.2 PCB layouts

A.2. 1 PCB layout of voltage measurement card
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A.2. 2 PCB layout of current measurement card
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A.3 Photographs of PCBs

Voltage card

Current card

A.3. 1 Current and voltage PCBs
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Measurement cards

Protection card

DSP

A.3. 2 Measurement card integrated with Protection card and DSP
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A.4 Results of the PCB test
4 different tests are carried out on 4 individual channels on PCB. They are:

(1) Differential mode test

A.4. 1 Differential mode test

(2) Common mode test

A.4. 2 Common mode test

(3) Common mode frequency test

A.4. 3 Common mode frequency test
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(4) Differential mode frequency test

A.4. 4 Differential mode frequency test
Following are the results recorded

(1) 700V(pk) voltage measurement channel
Table A.4. 1 Differential mode test (700V pk)
Voltage input
(r.m.s.)
200
250
300
350
420

AC voltage
output (r.m.s.)
0.393
0.49
0.59
0.69
0.83

AC gain

DC offset

0.00196
0.00196
0.00196
0.00197
0.00197

1.501
1.501
1.501
1.501
1.501

Peak value of
output
2.0567
2.1515
2.3353
2.4768
2.6747

Table A.4. 2 Common mode test (700V pk)
Voltage input
(r.m.s.)
150
200
300
400
450

AC voltage
output (r.m.s.)
0.00
0.001
0.001
0.002
0.002

Table A.4. 3 Common mode frequency test (700V pk)
Input voltage = 200V r.m.s.
Frequency (Hz)
50
250
550
850
1000

AC voltage
output (r.m.s.)
0.001
0.001
0.003
0.005
0.006
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Table A.4. 4 Differential mode frequency test (700V pk)
Input voltage=200V r.m.s.
Frequency (Hz)
50
250
550
850
1000

AC voltage
output (r.m.s.)
0.393
0.391
0.390
0.386
0.383

Phase shift
(Degrees)
0
0
0
3
3

(2) 400V (pk) voltage measurement channel

Table A.4. 5 Differential mode test (400V pk)
Voltage input
(r.m.s.)
107
150
200
250
280

AC voltage
output (r.m.s.)
0.374
0.525
0.700
0.877
0.982

AC gain

DC offset

0.003495
0.0035
0.0035
0.003508
0.003507

1.492
1.492
1.492
1.492
1.492

Peak value of
output
2.02
2.234
2.481
2.732
2.88

Table A.4. 6 Common mode test (400V pk)
Voltage input
(r.m.s.)
50
100
150
200
250

AC voltage
output (r.m.s.)
0.00
0.001
0.001
0.002
0.002

Table A.4. 7 Common mode frequency test (400V pk)
Input voltage=100V r.m.s.
Frequency (Hz)
50
250
550
850
1000

AC voltage
output (r.m.s.)
0.001
0.001
0.002
0.002
0.002
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Table A.4. 8 Differential mode frequency test (400V pk)
Input voltage=150V r.m.s.
Frequency (Hz)
50
250
550
850
1000

AC voltage
output (r.m.s.)
0.525
0.521
0.518
0.514
0.511

Phase shift
(Degrees)
0
0
0
2
2

(3) 500V DC voltage measurement channel

Table A.4. 9 Differential mode test (500V DC)
Voltage input
135.5
210.9
327
417
487

voltage output
0.822
1.276
1.971
2.51
2.937

DC gain
0.006
0.006
0.006
0.006
0.006

Table A.4. 10 Common mode test (500V DC)
Voltage input
99.3
209
313
381.2
478.8

Voltage output
0.001
0.001
0.002
0.002
0.003

Table A.4. 11 Common mode frequency test (500V DC)
Input voltage =150Vr.m.s.
Frequency (Hz)
50
250
550
850
1000

AC voltage
output (r.m.s.)
0.001
0.002
0.003
0.005
0.005

188

Table A.4. 12 Differential mode frequency test (500V DC)
Input voltage=150Vr.m.s.
Frequency (Hz)
50
250
550
850
1000

AC voltage
output (r.m.s.)
0.603
0.602
0.597
0.593
0.589

Phase shift
(Degrees)
0
0
0
2
2

(4) AC Current measurement channel

Different scaling can be achieved by deciding number of turns on Current
Transducer (CT). (Example- primary to secondary ratio of current transducer is
1:2000. by putting 2 turns on transducer, ratio can be reduced to 1:1000). The
ration has to be decided keeping in mind that the voltage input to the measurement
channel should not exceed 1.65V (r.m.s.)
Table A.4. 13 Differential mode test (AC current)
Number of turns on CT=10
Iprimary
(r.m.s.)

2
3
4
5
6

Isec=Iprimary
*10/2000
(r.m.s.)

0.01
0.015
0.02
0.025
0.03

AC gain

DC
offset

CT (Isec*33)(r.m.s.)

AC output
voltage
from card
(r.m.s.)

Peak
value
of
output

Actua
l
0.33
0.495
0.66
0.825
0.99

0.205
0.315
0.422
0.528
0.63

0.6445
0.6481
0.6482
0.6486
0.6448

1.497
1.497
1.497
1.497
1.497

1.786
1.942
2.093
2.243
2.387

Output voltage from

Reading
0.318
0.486
0.651
0.814
0.977

Table A.4. 14 Common mode test (AC current)
Voltage input
(r.m.s.)

AC Voltage
output (r.m.s.)

1.6
2.22
2.883
4.38
5.36

0.001
0.002
0.002
0.004
0.005
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Table A.4. 15 Common mode frequency test (AC current)
Input voltage =1.987 r.m.s.
Frequency (Hz)
50
500
1000
2500
7500

AC voltage
output (r.m.s.)
0.002
0.002
0.002
0.002
0.002

Table A.4. 16 Differential mode frequency test
Input voltage=1.39 r.m.s.
Frequency (Hz)
50
500
1000
2500
7500

AC voltage
output (r.m.s.)
0.9
0.9
0.89
0.87
0.84
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Phase shift
(Degrees)
0
0
0
5.4
14

A.5 Overview of TMS320F2812

191

A.5. 1 Functional overview of TMS320F2812
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A.6 Photographs of laboratory prototype of UPQC

Protection and
DSP cards

Measurement
Interface cards

Gate drive cards
and inverters

Shunt inductors
and series filters

Shunt and series
injection transformers

A.6. 1 Photograph of UPQC cabinet
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A.6. 2 UPQC Experimental setup
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A.6. 3 UPQC cabinet
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A.7 Simulation model of wind driven FSIG and UPQC with the power system

A.7. 1 Simulation model of UPQC application to FSIG
196

A.7. 2 UPQC subsystem (simulation model)
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A.7. 3 SERC subsystem (simulation model)
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A.7. 4 SHUC subsystem (simulation model)
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A.8 Simulation model of the UPQC-WG and the power system

A.8. 1 Simulation model of the UPQC-WG and the power system
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A.8. 2 UPQC-WG subsystem (simulation model)
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A.8. 3 Flux linkage equations (simulation model)
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A.8. 4 Current equations (simulation model)
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A.8. 5 Electromagnetic torque equation (simulation model)

A.8. 6 Rotor speed equation (simulation model)
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A.8. 7 Grid side converter model (simulation model)
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A.8. 8 Rotor side converter model, Vqr calculation (simulation model)
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A.8. 9 Rotor side converter model, Vdr calculation (simulation model)
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A.8. 10 DC link model (simulation model)
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A.8. 11 Measurement subsystem (Simulation model)
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